


CT6 BLOCK DIAGRAM

Calistoga / Yonah /ICH-7m

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT



PCI DEVICES IRQ ROUTING



DEVICE	IDSEL #	REQ/GNT #	PCI_INT
INTEL ETHERNET	AD24 (D8)		C(A-E)
MINIPCI SLOT	AD22	1	C,D
CardBus/1394	AD25	0	E,F,G

- SYSTEM POWER MAX1845**
(1.2V/NB_CORE/1.25V)
PG 38
- CPU CORE MAX1544**
POWER VCORE 1.2V /44A
PG 39
- SYSTEM MAX1999**
POWER(3/5V)
PG 36
- SYSTEM POWER MAX1845**
(1.8VSUS/0.9V SMDDR_VREF)
PG 37
- BATT CHARGER**
MAX1722
PG 35
- DISCHARGE**
PG 34




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	200	100	33

Default


5,9,13,14,15,16,17,18,22,23,26,28,29,30,31,32,33,34,36,39,41,42 +3V
14,17,38,42 +1.05V




BSEL strappings need to be set for 533MHz Moby Dick (Intel?915GM - Calistoga Interposer) (if Calistoga is designed for 667MHz board).



Stuff 0 ohm for 533MHz, NC for 667MHz



Close to IC <500mils




Use 1% R

Iref=5mA, Ioh=4*Iref

Place these termination to close CK410M.

Use 33R/1%

Place these termination to close CK410M.




Check Intel

Use 1% R


DREFSSCLK Frequency Select.
"0": 96MHz "1": 100MHz

Use 1% R



PROJECT : CT6
Quanta Computer Inc.

Size	Document Number	Rev
Custpm	CLOCK GENERATOR	1A
Date: Friday, September 23, 2005		Sheet 2 of 44





change part number (need to use 1% resistor)

XDP_TCK PD 27.4/1% ?
 XDP_TRST PD 510ohm /5% ?
 XDP_TDI PU 150ohm /1.05V
 XDP_TMS PU 39.2/1%?
 XDP_TDO PU 54.9ohm?
 For ITP700





SI-2 modified (intel request ww25 document)

Shall install it ? pull up 3V_S0 in CRB

		PROJECT : CT6	
		Quanta Computer Inc.	
Size B	Document Number	CPU(1 OF 2)	
Date:	Friday, September 23, 2005	Sheet	3 of 44
			Rev 1A





U7C		U7D	
A7	VCC[001]	VCC[68]	AB20
A9	VCC[002]	VCC[69]	AB7
A10	VCC[003]	VCC[70]	AC7
A12	VCC[004]	VCC[71]	AC9
A13	VCC[005]	VCC[72]	AC12
A15	VCC[006]	VCC[73]	AC13
A17	VCC[007]	VCC[74]	AC15
A18	VCC[008]	VCC[75]	AC17
A20	VCC[009]	VCC[76]	AC18
B7	VCC[010]	VCC[77]	AD7
B9	VCC[011]	VCC[78]	AD9
B10	VCC[012]	VCC[79]	AD10
B12	VCC[013]	VCC[80]	AD12
B14	VCC[014]	VCC[81]	AD14
B15	VCC[015]	VCC[82]	AD15
B17	VCC[016]	VCC[83]	AD17
B18	VCC[017]	VCC[84]	AD18
B20	VCC[018]	VCC[85]	AE9
C9	VCC[019]	VCC[86]	AE10
C10	VCC[020]	VCC[87]	AE12
C12	VCC[021]	VCC[88]	AE13
C13	VCC[022]	VCC[89]	AE15
C15	VCC[023]	VCC[90]	AE17
C17	VCC[024]	VCC[91]	AE18
C18	VCC[025]	VCC[92]	AE20
D9	VCC[026]	VCC[93]	AE10
D10	VCC[027]	VCC[94]	AE12
D12	VCC[028]	VCC[95]	AE14
D14	VCC[029]	VCC[96]	AE15
D15	VCC[030]	VCC[97]	AE17
D17	VCC[031]	VCC[98]	AE18
D18	VCC[032]	VCC[99]	AE20
E7	VCC[033]	VCC[100]	
E9	VCC[034]		
E10	VCC[035]	VCCP[01]	V6
E12	VCC[036]	VCCP[02]	G21
E13	VCC[037]	VCCP[03]	J6
E15	VCC[038]	VCCP[04]	K6
E17	VCC[039]	VCCP[05]	M6
E18	VCC[040]	VCCP[06]	J21
E20	VCC[041]	VCCP[07]	K21
F7	VCC[042]	VCCP[08]	M21
F9	VCC[043]	VCCP[09]	N21
F10	VCC[044]	VCCP[10]	N6
F12	VCC[045]	VCCP[11]	R21
F14	VCC[046]	VCCP[12]	R6
F15	VCC[047]	VCCP[13]	T21
F17	VCC[048]	VCCP[14]	T6
F18	VCC[049]	VCCP[15]	V21
F20	VCC[050]	VCCP[16]	W21
AA7	VCC[051]		
AA9	VCC[052]	VCCA	B26
AA10	VCC[053]		
AA12	VCC[054]		
AA13	VCC[055]		
AA15	VCC[056]	VID[0]	AD6
AA17	VCC[057]	VID[1]	AE5
AA18	VCC[058]	VID[2]	AE5
AA20	VCC[059]	VID[3]	AE4
AA20	VCC[059]	VID[4]	AE3
AB9	VCC[060]	VID[5]	AE2
AC10	VCC[061]	VID[6]	AE2
AB10	VCC[062]		
AB12	VCC[063]		
AB14	VCC[064]		
AB15	VCC[065]	VCCSENSE	AE7
AB17	VCC[066]		
AB18	VCC[067]	VSSSENSE	AE7




U7D		P6	
A4	VSS[001]	VSS[082]	P21
A8	VSS[002]	VSS[083]	P24
A11	VSS[003]	VSS[084]	R2
A14	VSS[004]	VSS[085]	R6
A16	VSS[005]	VSS[086]	R22
A19	VSS[006]	VSS[087]	R25
A23	VSS[007]	VSS[088]	T1
A26	VSS[008]	VSS[089]	T4
B6	VSS[009]	VSS[090]	T23
B8	VSS[010]	VSS[091]	T26
B11	VSS[011]	VSS[092]	U3
B13	VSS[012]	VSS[093]	U6
B16	VSS[013]	VSS[094]	U21
B19	VSS[014]	VSS[095]	U24
B21	VSS[015]	VSS[096]	V2
B24	VSS[016]	VSS[097]	V6
C5	VSS[017]	VSS[098]	V22
C8	VSS[018]	VSS[099]	V25
C11	VSS[019]	VSS[100]	W1
C14	VSS[020]	VSS[101]	W4
C16	VSS[021]	VSS[102]	W23
C19	VSS[022]	VSS[103]	W26
C2	VSS[023]	VSS[104]	Y3
C22	VSS[024]	VSS[105]	Y6
C25	VSS[025]	VSS[106]	Y21
D1	VSS[026]	VSS[107]	Y24
D4	VSS[027]	VSS[108]	AA2
D8	VSS[028]	VSS[109]	AA5
D11	VSS[029]	VSS[110]	AA8
D13	VSS[030]	VSS[111]	AA11
D16	VSS[031]	VSS[112]	AA14
D19	VSS[032]	VSS[113]	AA16
D23	VSS[033]	VSS[114]	AA19
D26	VSS[034]	VSS[115]	AA22
E3	VSS[035]	VSS[116]	AA25
E6	VSS[036]	VSS[117]	AB1
E8	VSS[037]	VSS[118]	AB4
E11	VSS[038]	VSS[119]	AB8
E14	VSS[039]	VSS[120]	AB11
E16	VSS[040]	VSS[121]	AB13
E19	VSS[041]	VSS[122]	AB16
E21	VSS[042]	VSS[123]	AB19
F24	VSS[043]	VSS[124]	AB23
F8	VSS[044]	VSS[125]	AB26
F11	VSS[045]	VSS[126]	AC3
F13	VSS[046]	VSS[127]	AC6
F16	VSS[047]	VSS[128]	AC8
F19	VSS[048]	VSS[129]	AC11
F2	VSS[049]	VSS[130]	AC14
F22	VSS[050]	VSS[131]	AC16
F25	VSS[051]	VSS[132]	AC19
G4	VSS[052]	VSS[133]	AC21
G1	VSS[053]	VSS[134]	AC24
G23	VSS[054]	VSS[135]	AD2
G26	VSS[055]	VSS[136]	AD5
H3	VSS[056]	VSS[137]	AD8
H6	VSS[057]	VSS[138]	AD11
H21	VSS[058]	VSS[139]	AD13
H24	VSS[059]	VSS[140]	AD16
J2	VSS[060]	VSS[141]	AD19
J5	VSS[061]	VSS[142]	AD22
J22	VSS[062]	VSS[143]	AD25
J25	VSS[063]	VSS[144]	AE1
K1	VSS[064]	VSS[145]	AE4
K4	VSS[065]	VSS[146]	AE8
K23	VSS[066]	VSS[147]	AE11
K26	VSS[067]	VSS[148]	AE14
L3	VSS[068]	VSS[149]	AE16
L6	VSS[069]	VSS[150]	AE19
L21	VSS[070]	VSS[151]	AE23
L24	VSS[071]	VSS[152]	AE26
M2	VSS[072]	VSS[153]	AE3
M5	VSS[073]	VSS[154]	AE6
M22	VSS[074]	VSS[155]	AE8
M25	VSS[075]	VSS[156]	AE11
N1	VSS[076]	VSS[157]	AE13
N4	VSS[077]	VSS[158]	AE16
N23	VSS[078]	VSS[159]	AE19
N26	VSS[079]	VSS[160]	AE21
P3	VSS[080]	VSS[161]	AE24
	VSS[081]	VSS[162]	


PROJECT : CT6
Quanta Computer Inc.

Size B	Document Number	Rev 1A
CPU(2 OF 2)		
Date:	Friday, September 23, 2005	Sheet 4 of 44



Unstall R267 , Q28 , Q26 for Intel sighting -> CPU thermal die bug /0506
 B0 stepping CPU can fix this issue ..





PROJECT : CT6
Quanta Computer Inc.

Size B	Document Number GMCH HOST(1 OF 6)	Rev 1A
Date: Friday, September 23, 2005	Sheet 6 of 44	

13 M_A_DQ[63:0]

M A DQ0	AJ35	SA_DQ0
M A DQ1	AJ34	SA_DQ1
M A DQ2	AM31	SA_DQ2
M A DQ3	AM33	SA_DQ3
M A DQ4	AJ36	SA_DQ4
M A DQ5	AK35	SA_DQ5
M A DQ6	AJ32	SA_DQ6
M A DQ7	AH31	SA_DQ7
M A DQ8	AN35	SA_DQ8
M A DQ9	AP33	SA_DQ9
M A DQ10	AR31	SA_DQ10
M A DQ11	AP31	SA_DQ11
M A DQ12	AN38	SA_DQ12
M A DQ13	AM36	SA_DQ13
M A DQ14	AM34	SA_DQ14
M A DQ15	AN33	SA_DQ15
M A DQ16	AK26	SA_DQ16
M A DQ17	AL27	SA_DQ17
M A DQ18	AM26	SA_DQ18
M A DQ19	AN24	SA_DQ19
M A DQ20	AK28	SA_DQ20
M A DQ21	AL28	SA_DQ21
M A DQ22	AM24	SA_DQ22
M A DQ23	AP26	SA_DQ23
M A DQ24	AP23	SA_DQ24
M A DQ25	AL22	SA_DQ25
M A DQ26	AP21	SA_DQ26
M A DQ27	AN20	SA_DQ27
M A DQ28	AL23	SA_DQ28
M A DQ29	AP24	SA_DQ29
M A DQ30	AP20	SA_DQ30
M A DQ31	AT21	SA_DQ31
M A DQ32	AR12	SA_DQ32
M A DQ33	AR14	SA_DQ33
M A DQ34	AP13	SA_DQ34
M A DQ35	AP12	SA_DQ35
M A DQ36	AT13	SA_DQ36
M A DQ37	AT12	SA_DQ37
M A DQ38	AL14	SA_DQ38
M A DQ39	AL12	SA_DQ39
M A DQ40	AK9	SA_DQ40
M A DQ41	AN7	SA_DQ41
M A DQ42	AK8	SA_DQ42
M A DQ43	AK7	SA_DQ43
M A DQ44	AP9	SA_DQ44
M A DQ45	AN9	SA_DQ45
M A DQ46	AT5	SA_DQ46
M A DQ47	AL5	SA_DQ47
M A DQ48	AY2	SA_DQ48
M A DQ49	AW2	SA_DQ49
M A DQ50	AP1	SA_DQ50
M A DQ51	AN2	SA_DQ51
M A DQ52	AV2	SA_DQ52
M A DQ53	AT3	SA_DQ53
M A DQ54	AN1	SA_DQ54
M A DQ55	AL2	SA_DQ55
M A DQ56	AG7	SA_DQ56
M A DQ57	AE9	SA_DQ57
M A DQ58	AG4	SA_DQ58
M A DQ59	AF6	SA_DQ59
M A DQ60	AG9	SA_DQ60
M A DQ61	AH6	SA_DQ61
M A DQ62	AF4	SA_DQ62
M A DQ63	AF8	SA_DQ63

U14D

DDR SYSTEM MEMORY A

SA_BS_0	AU12	M A BS#0	M A BS#0 12,13
SA_BS_1	AV14	M A BS#1	M A BS#1 12,13
SA_BS_2	BA20	M A BS#2	M A BS#2 12,13
SA_CAS#	AY13	M A CAS#	M A CAS# 12,13
SA_DM_0	AJ33	M A DM0	M A_DM[7:0] 13
SA_DM_1	AM35	M A DM1	
SA_DM_2	AL26	M A DM2	
SA_DM_3	AN22	M A DM3	
SA_DM_4	AM14	M A DM4	
SA_DM_5	AL9	M A DM5	
SA_DM_6	AR3	M A DM6	
SA_DM_7	AH4	M A DM7	
SA_DQS_0	AK33	M A DQS0	M_A_DQS[7:0] 13
SA_DQS_1	AT33	M A DQS1	
SA_DQS_2	AN28	M A DQS2	
SA_DQS_3	AM22	M A DQS3	
SA_DQS_4	AN8	M A DQS4	
SA_DQS_5	AP3	M A DQS5	
SA_DQS_6	AG5	M A DQS6	
SA_DQS_7	AK2	M A DQS7	
SA_DQS#_0	AU33	M A DQS#0	M_A_DQS#[7:0] 13
SA_DQS#_1	AN27	M A DQS#1	
SA_DQS#_2	AM21	M A DQS#2	
SA_DQS#_3	AM12	M A DQS#3	
SA_DQS#_4	AL8	M A DQS#4	
SA_DQS#_5	AN3	M A DQS#5	
SA_DQS#_6	AH5	M A DQS#6	
SA_DQS#_7			
SA_MA_0	AY16	M A A0	M_A_A[13:0] 12,13
SA_MA_1	AU14	M A A1	
SA_MA_2	AW16	M A A2	
SA_MA_3	BA16	M A A3	
SA_MA_4	BA17	M A A4	
SA_MA_5	AU16	M A A5	
SA_MA_6	AV17	M A A6	
SA_MA_7	AU17	M A A7	
SA_MA_8	AW17	M A A8	
SA_MA_9	AT16	M A A9	
SA_MA_10	AU13	M A A10	
SA_MA_11	AT17	M A A11	
SA_MA_12	AV20	M A A12	
SA_MA_13	AV12	M A A13	
SA_RAS#	AW14		M_A_RAS# 12,13
SA_RCVENIN#	AK23	TP MA RCVENIN#	T33 PAD
SA_RCVENOUT#	AK24	TP MA RCVENOUT#	T38 PAD
SA_WE#	AY14		M_A_WE# 12,13

Calistoga

13 M_B_DQ[63:0]

M B DQ0	AK39	SB_DQ0
M B DQ1	AJ37	SB_DQ1
M B DQ2	AP39	SB_DQ2
M B DQ3	AR41	SB_DQ3
M B DQ4	AJ38	SB_DQ4
M B DQ5	AK38	SB_DQ5
M B DQ6	AN41	SB_DQ6
M B DQ7	AP41	SB_DQ7
M B DQ8	AT40	SB_DQ8
M B DQ9	AV41	SB_DQ9
M B DQ10	AU38	SB_DQ10
M B DQ11	AV38	SB_DQ11
M B DQ12	AP38	SB_DQ12
M B DQ13	AR40	SB_DQ13
M B DQ14	AW38	SB_DQ14
M B DQ15	AV38	SB_DQ15
M B DQ16	BA38	SB_DQ16
M B DQ17	AV36	SB_DQ17
M B DQ18	AR36	SB_DQ18
M B DQ19	AP36	SB_DQ19
M B DQ20	BA36	SB_DQ20
M B DQ21	AU36	SB_DQ21
M B DQ22	AP35	SB_DQ22
M B DQ23	AP34	SB_DQ23
M B DQ24	AV33	SB_DQ24
M B DQ25	BA33	SB_DQ25
M B DQ26	AT31	SB_DQ26
M B DQ27	AU29	SB_DQ27
M B DQ28	AU31	SB_DQ28
M B DQ29	AW31	SB_DQ29
M B DQ30	AV29	SB_DQ30
M B DQ31	AW29	SB_DQ31
M B DQ32	AM19	SB_DQ32
M B DQ33	AL19	SB_DQ33
M B DQ34	AP14	SB_DQ34
M B DQ35	AN14	SB_DQ35
M B DQ36	AM17	SB_DQ36
M B DQ37	AM16	SB_DQ37
M B DQ38	AP15	SB_DQ38
M B DQ39	AL15	SB_DQ39
M B DQ40	AJ11	SB_DQ40
M B DQ41	AH10	SB_DQ41
M B DQ42	AJ9	SB_DQ42
M B DQ43	AN10	SB_DQ43
M B DQ44	AK13	SB_DQ44
M B DQ45	AK10	SB_DQ45
M B DQ46	AK10	SB_DQ46
M B DQ47	AJ8	SB_DQ47
M B DQ48	BA10	SB_DQ48
M B DQ49	AW10	SB_DQ49
M B DQ50	BA4	SB_DQ50
M B DQ51	AW4	SB_DQ51
M B DQ52	AY10	SB_DQ52
M B DQ53	AY9	SB_DQ53
M B DQ54	AW5	SB_DQ54
M B DQ55	AY5	SB_DQ55
M B DQ56	AV4	SB_DQ56
M B DQ57	AR5	SB_DQ57
M B DQ58	AK4	SB_DQ58
M B DQ59	AK3	SB_DQ59
M B DQ60	AT4	SB_DQ60
M B DQ61	AK5	SB_DQ61
M B DQ62	AJ5	SB_DQ62
M B DQ63	AJ3	SB_DQ63

U14E

DDR SYSTEM MEMORY B


Calistoga

SB_BS_0	AT24	M B BS#0 12,13
SB_BS_1	AV23	M B BS#1 12,13
SB_BS_2	AY28	M B BS#2 12,13
SB_CAS#	AR24	M B CAS# 12,13
SB_DM_0	AK36	M B DM0
SB_DM_1	AR38	M B DM1
SB_DM_2	AT36	M B DM2
SB_DM_3	BA31	M B DM3
SB_DM_4	AL17	M B DM4
SB_DM_5	AH8	M B DM5
SB_DM_6	BA5	M B DM6
SB_DM_7	AN4	M B DM7
SB_DQS_0	AM39	M B DQS0
SB_DQS_1	AT39	M B DQS1
SB_DQS_2	AU35	M B DQS2
SB_DQS_3	AR29	M B DQS3
SB_DQS_4	AR16	M B DQS4
SB_DQS_5	AR10	M B DQS5
SB_DQS_6	AR7	M B DQS6
SB_DQS_7	AN5	M B DQS7
SB_DQS#_0	AM40	M B DQS#0
SB_DQS#_1	AU39	M B DQS#1
SB_DQS#_2	AT35	M B DQS#2
SB_DQS#_3	AP29	M B DQS#3
SB_DQS#_4	AP16	M B DQS#4
SB_DQS#_5	AT10	M B DQS#5
SB_DQS#_6	AT7	M B DQS#6
SB_DQS#_7	AP5	M B DQS#7
SB_MA_0	AY23	M B A0
SB_MA_1	AW24	M B A1
SB_MA_2	AY24	M B A2
SB_MA_3	AR28	M B A3
SB_MA_4	AT27	M B A4
SB_MA_5	AT28	M B A5
SB_MA_6	AU27	M B A6
SB_MA_7	AV28	M B A7
SB_MA_8	AV27	M B A8
SB_MA_9	AW27	M B A9
SB_MA_10	AV24	M B A10
SB_MA_11	BA27	M B A11
SB_MA_12	AY27	M B A12
SB_MA_13	AR23	M B A13
SB_RAS#	AU23	M B RAS# 12,13
SB_RCVENIN#	AK16	TP MB RCVENIN#
SB_RCVENOUT#	AK18	TP MB RCVENOUT#
SB_WE#	AR27	M B WE# 12,13



PROJECT : CT6
Quanta Computer Inc.

Size	Document Number	Rev
B	GMCH DDR(2 OF 6)	1A
Date:	Friday, September 23, 2005	Sheet 7 of 44



change part number (need to use 1% resistor)

20mils/20mils space

+V1.5_PCIE

PV-I modified for fix SMDRR_VREF_MCH power noise 15mils/15mils

Use 1% R

shall be 10K divider of 1.8V_sus

< 0.1" . 15mils/15mils space




< 0.1" . 15mils/15mils space use 1% R

remove for intel spec

remove N/C PIN


FROM VRD/1.05V ?

Added -Allen SDVO_DATA is a strap pin



PROJECT : CT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	GMCH DMI VEDIO(3 OF 6)	1A
Date:	Friday, September 23, 2005	Sheet 8 of 44



Why Difference ?

place C50 on BA23 Ball

place C49 on AJ23 Ball

10	+1.5V_AUX	+1.5V_AUX
14,17,38,42	+1.05V	+1.05V
13,35	1.8VSUS	1.8VSUS

Have to review again
ADD Matrix in silkscreen


place C51 on BA15 Ball




GMCH Strap pin

8 MCH_CFG_5	R62	2.2K/B
8 MCH_CFG_6	R70	2.2K/B
8 MCH_CFG_7	R71	2.2K/B
8 MCH_CFG_9	R65	2.2K/B
8 MCH_CFG_10	R67	2.2K/B
8 MCH_CFG_11	R63	2.2K/B
8 MCH_CFG_12	R58	2.2K/B
8 MCH_CFG_13	R64	2.2K/B
8 MCH_CFG_16	R69	2.2K/B
8 MCH_CFG_18	R77	1K/F/BG R5VD 0 R
8 MCH_CFG_19	R85	1K/F/B
8 MCH_CFG_20	R83	1K/F/B

- Calistoga
- MCH_CFG_5 Low = DMI X2, High=DMIX4
 - MCH_CFG_6 DDR : Low =Moby Dick, High= Calistoga (Default)
 - MCH_CFG_7 CPU Strap Low=RSVD, High=Mobile CPU
 - MCH_CFG_9 PCI Exp Graphics Lane: Low =Reserved,High=Mobility
 - MCH_CFG_10 Host PLL VCC Select: Low=Reserved, High=Mobility
 - MCH_CFG_11: Low=Calistoga, High=Reserved
 - MCH_CFG_16 FSB Dymic ODT: Low=Dynamic ODT Disabled, High=Dynamic ODT Enabled.
 - MCH_CFG_18 VCC Select: LOW=1.05V, High=1.5V
 - MCH_CFG_19 DMI LANE Reversal:Low=Normal,High=LANES Reversed.
 - MCH_CFG_20 PCIe Backward interoperability mode: Low= only SDVO or PCIe x1 is operational (default),High=SDVO and PCIe x1 are operation simultaneously via the PEG port.

PROJECT : CT6
Quanta Computer Inc.





PROJECT : CT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	GMCH GND(6 OF 6)	1A
Date:	Friday, September 23, 2005	Sheet 11 of 44





DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL

DDRII B CHANNEL







Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM



PROJECT : CT6
Quanta Computer Inc.

Size B Document Number
DDR RES. ARRAY Rev 1A


Date: Friday, September 23, 2005 Sheet 12 of 44



PROJECT : CT6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	DDR SO-DIMM(200P)	1A
Date:	Friday, September 23, 2005	Sheet 13 of 44

RTC



ICH7 internal VR enable strap

	INTVRMEN
Enable (default)	1
Disable	0






PROJECT : CT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ICH7-M HOST (1 OF 4)	1A
Date:	Friday, September 23, 2005	Sheet 14 of 44


MINI CARD PCI-E

EXPRESS CARD (NEW CARD)



ICH7 Boot BIOS select

	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF










PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7411	AD25	REQ3# / GNT3#	INT B/C/G#
Reletek Lan	AD16	REQ2# / GNT2#	INT C#

PROJECT : CT6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	ICH7-M PCI E (2 OF 4)	1A
Date:	Friday, September 23, 2005	Sheet 15 of 44

Don't connect to PCI device / Express card





R376
No stuff-->boot
Stuff-->No boot




GPI025 /Suspend rail is a HW strap , don't pull down .



Board ID	PAVILION 31CT6MB0008	camare sku 31CT6MB0024
ID1:0	0--R364 stuff	1--R371 stuff
ID1:1	0--R172 stuff	0--R172 stuff





LAN_RST pin : 1.if used pci
LAN please tie to PLTRST#
PHY LAN please tie to RSMRST#




PROJECT : CT6
Quanta Computer Inc.

Size B	Document Number	Rev 1A
ICH7-M GPIO (3 OF 4)		
Date: Friday, September 23, 2005	Sheet 16	of 44










PROJECT : CT6
Quanta Computer Inc.


Size B	Document Number LCD CONN	Rev 1A
Date: Friday, September 23, 2005		Sheet 18 of 44




PowerOnReset for VccCore
 When GRESET# is controlled by system, the pull-up resistor(R3) and capacitor(C13) do not need to apply.




PV-1 modified to fix S5 WAKE-UP-LAN ISSUE (CH7M has leakage power to card reader)




PCI / OTHER




When HWSPND# is controlled by system, the pull-up resistor(R2) dose not need to apply.



* NOT Use EEPROM : R545 : installed
 * Use EEPROM : R547, U22, C555 : NOT installed
 * Use EEPROM : R547, U22, C555 : installed
 * NOT installed R545 : NOT installed




reserve for H/W debug ..




fix card reader LED always on when system into the S3

CoreLogic CLOCKRUN#
 When CLKRUN# is controlled by system, the pull-down resistor(R14) dose not need to apply.




Check EC's RPCICGRST#. If uninstall R221, R374 shall be installed/Allen.




- [1] NOT INSTALLED
- [2] AS CLOSE AS POSSIBLE TO DEVICE TERMINALS
- [3] CLK LINE : SHIELDED BY GND. (RECOMMENDED)


AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



GND Shields
GND Shields




*TPA/TPA#, TPB/TPB# pair trace : As close as possible.
*TPA/TPA#, TPB/TPB# pair trace : Same length electrically.
*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).









close to conn


DO NOT INSERT SD/MMC, MEMORYSTICK AND XD SIMULTANEOUSLY.



5 IN1 CARD READER



USB 1




USB 2

20	MDIO03	MDIO03	R587	56	SD_WP_SM_RBZ
20	MDIO17	MDIO17	R200	56	XD-D7
20	MDIO16	MDIO16	R202	56	XD-D6
20	MDIO15	MDIO15	R210	56	XD-D5
20	MDIO14	MDIO14	R216	56	XD-D4
20	MDIO13	MDIO13	R191	56	MS_DATA3_SD_DAT3_SM_D3
20	MDIO12	MDIO12	R187	56	MS_DATA2_SD_DAT2_SM_D2
20	MDIO11	MDIO11	R184	56	MS_DATA1_SD_DAT1_SM_D1
20	MDIO10	MDIO10	R182	56	MS_DATA0_SD_DAT0_SM_D0
20	MDIO08	MDIO08	R181	56	MS_BS_SD_CMD_SM_WEZ
20	MDIO05	MDIO05	R197	56	XD-WP#
20	MDIO19	MDIO19	R563	56	XD-ALE
20	MDIO18	MDIO18	R564	56	XD-CLE
20	MDIO02	MDIO02	R220	56	XD-CE#
20	MDIO09	MDIO09	R222	56	SD_CLK_MS_CLK_XD-RE#


change from 0 ohm to 56 ohm (from vendor recommend)

PROJECT : CT6
Quanta Computer Inc.
CARD READER CONN,USB x 2
 Date: Friday, September 23, 2005 Sheet 21 of 44 Rev 1A




Interference/Harley

FROM CD-ROM



Why different?



For Layout:
Place these resistors close to SmartAMCHD device. < 3"

Placement?

Recommend pull down


For Layout:
Place crystal and associated circuitry very near SmartAMCHD Device.

For AC-Link Mode: An external 14.318MHz clock source can be used to replace the crystal circuitry shown here. It should be connected to XTALIN (pin 15). The XTALOUT (pin 16) should be left floating.




For HD Audio Mode: Do not populate crystal circuitry and leave XTALIN (pin 15) and XTALOUT (pin 16) floating.

Check placement


For EMI request



For Layout:
Place C135, C136, C137, C138, C139, and C140 near SmartAMCHD device




Ground Tie



Placement ?

MB SPKR LINOUT and PR JACK: A
MB MIC : B
Docking Mic : C


AUDIO AMPLIFIER




0312 Gain Table

GAIN0	GAIN1	SE/BTL	AV (inv)
0	0	0	6 dB
0	1	0	10 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB


SPEAKER OUT



2ND HEADPHONE OUT





HEADPHONE OUT



	PAVILION	PRESARIO
R151	✓	✗
R398	✗	✓


MIC JACK



Revision History

REV	Description	Date
00	Initial Release	February 14, 2002
01	27mmx27mm form factor.	July 5, 2002
02	6 pins J1 connector-T/R traces for specific uses-100V C902/C904	September 24, 2002
03	add J1B - remove T903	October 9, 2002
04	Change J1 & J1B. Change R938 size. Add TP60 to TP71.	November 12, 2002
05	Removed J1B. Change size for C978, C984, R902, R904, R906, R908, R910 and R978. Changed BR904 and BR906 to different manufacture.	November 26, 2002
06	Corrected error in Q904 PCB footprint.	January 3, 2003
07	Added DIB data transformer footprint, added MC966, deleted ring impedance circuit. Added the letter "M" prefix to all reference designators for MC986 from 3.3nF to 10nF, 100nF, +20%, V5V. By default, MC966 will be populated. Also, changed CX20493 revision from 11 to 21.	September 24, 2003
08	Changed MC986 from 3.3nF to 10nF, 100nF, +20%, V5V. By default, MC966 will be populated. Also, changed CX20493 revision from 11 to 21.	November 06, 2003

REV:B MODIFY FOR USE NEW MODEM MODULE



C906 and C908 must be Y3 type Capacitors for Nordic Countries only

Depending of the design target and DIB length, DIB components can be:
 -C922/C924 10pF
 -C922/C924 47pF (Validation in progress)


C922, C924, C906, and C908, must be Y3 type Capacitors in order to comply with Nordic Countries deviations of IEC60950 2nd and 3rd ed. Y3 type capacitors must also be certified for a 2.5KV impulse test. This must be checked in vendors' specifications (see AVL).

Circuit traces for C922 and C924 should be less than 2 inches.



C944, C974, and C976 must be placed near pins 3 (Vc) and 4 (Vref).

Ques : What'd connection between AGND and AGND_LSD





		PROJECT : CT6	
		Quanta Computer Inc.	
Size Custom	Document Number MODEM (DAA)	Rev 1A	
Date: Friday, September 23, 2005	Sheet 24 of 44		



SI2 modified (remove LANVCC power and change to 3V_S5 for fix LAN wake up)



BIOS must delay driving LAN_RST# for 10ms after 3.3V and 1.5V SUS wells are valid










LED1 APECIFICATION






10	BASE :OFF
100	BASE : YELLOW
1000	BASE : GREEN
A1(+)	YELLOW
A2(-)	

LED2 APECIFICATION

B1(+)	GREEN
B2(-)	




Touchpad control



REV.B: LED7 AND LED8 SWAP



8Mbit (1M Byte), TSSOP40





ST Micro M29W008AB/AMD-29LV081B/SST39VF080

AMD :Pin 10 is RESET# ; Pin12 is RY/BY#
SST :Pin10,12 are NC


- 1.AMD-29LV081B require MAX 500nS Tready for it's hardware reset.And MAX6326_UR29 has >100ms reset timing.So we can tie it's reset# pin to +3VALW directly.
- 2.SIO has internal 20 mS delay of VCC1_PWROK

4Mbit (512k Byte), TSSOP32



 PROJECT : CT6 Quanta Computer Inc.		Rev
		1A
Size	Document Number	BIOS ROM
Date:	Friday, September 23, 2005	Sheet 27 of 44

KBC-NS87541L




IO Address



BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	HC7FBAH, HCFGBAL	(HC7FBAH, HCFGBAL)1
1 1		Reserved

Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.


SHBM=1: Enable shared memory with host BIOS



CLOSE TO U28








remove debug port
SI-2 modified









Pin 103 internal is "A19", Can't use to GPIO

- REV. B
1. Remove R468.
 2. Add a Diode D20 on BATLOW#.
 3. R470 no stuff.




Area of Hole







SEL	FUNCTION (COM)
LOW	IN_B0
HIGH	IN_B1

TOUCH PAD CONNECTOR




CHECK PIN DEFINE

KEYBOARD CONNECTOR





AV BOARD



MX6	MX7
ENTER	MENU



POWER BOARD



MX0	MX1	MX2	MX3	MX4	MX5	MX6	MX7
BACK	PLAY/PAUSE	FORWARE	STOP	VOL UP	MUTE	VOL DN	WIRELESS

STOP =>MX0+MY12
NEW=>MX1+MY12


DAUGHTER BOARD







PROJECT : CT6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BLUETOOTH/TP/KEY/BTB	1A


Date: Friday, September 23, 2005 Sheet 31 of 44



CD-ROM



SATA CONNECTOR




change footprint for SMT request (add 防呆 pin)

PROJECT : CT6
Quanta Computer Inc.


Size Custom Document Number **SATA HDD, CD-ROM** Rev 1A

Date: Friday, September 23, 2005 Sheet 32 of 44

Mini PCI-E Card




PV-I modified (mini PCI-E card internal has a serial cap, change component from 0.1u cap to 0 ohm)




SI-2 modified
add minepci-e debug port function

PV-1 modified (R478 need to stuff for fix wireless LED always on when wireless lan card and bluetooth module not inser)




to fix RF_LINK LED function
SI-2 modified

Need one more wireless LED /mini card on MB ? currently , No LED here






RF_LINK#, check with KN1


PV-I modified (Express card internal has a serial cap, change component from 0.1uf to 0 ohm)



UNINSTALL R337 ,R336,R386,R387 due to internal R of R5538










change footprint for ME request





PROJECT : CT6
Quanta Computer Inc.


Size	Document Number	Rev
Custom	NEW CARD, MINI CARD	1A
Date:	Friday, September 23, 2005	Sheet 33 of 44





$$L_I(A) * \text{Mosfet(Low-Side)RDSON(mOHM)} = V_ILIM(mV) / 10$$





SI-2 modified

Close to Phase 1 Inductor

Throttling temp
105 degree C

3 VR TT#
Panasonic
ERT-J0EV47J

SI-2
modified (
intel
request ww25
document)

2,16 VR_PWRGD_CK410#

SI-2 modified

Panasonic
ERT-J1VR103J


Close to Phase 1 Inductor

PV-I modify
loadline

Intel Recommendation Option 1 :
250KHZ <= Fs <= 300K HZ
0.351uH <= Lo <= 0.500uH +-20%
Low-Freq. Decoupling : ESR 1.5m Ohms ; ESL 1.8nH/6
SPCAP ERF5X0D331R * 6 or
POSCAP 2R5TP330M9 * 6
Mid-Freq. Decoupling : 3m Ohms/32
MLCC 22uF_0805_X5R * 32 PCS.

Intel Recommendation Option 2 :
250KHZ <= Fs <= 300K HZ
0.351uH <= Lo <= 0.500uH +-20%
Low-Freq. Decoupling : ESR 1.5m Ohms ; ESL 0.8nH/6
POSCAP 2R5TPL330MP9 * 6
Mid-Freq. Decoupling : 3m Ohms/24
MLCC 22uF_0805_X5R * 24 PCS.

Parallel

 PROJECT : CT6 Quanta Computer Inc.		
Size C	Document Number ISL6260+6208(CPU)	Rev 1A
Date Friday, September 23, 2005	Sheet 39	of 44


IMVP Spec. Rev. 0.8


(Nom.)	Yonah-2M	Meron
HFM	1.2875 V	1.1500 V
LFM	0.8375 V	0.8375 V
Deeper	0.7625 V	0.7625 V
VBOOT	1.2000 V	1.2000 V
SLOPE	-2.1 mV/A	-2.1 mV/A

(Max.)	Yonah-2M	Meron
HFM	36 A	44 A
LFM	9.5 A	12.5 A
Deeper	3.5 A	5.5 A
Dynamic	27 A	34.5 A
TDC	26 A	32 A


V _o	VID6	VID5	VID4	VID3	VID2	VID1	VID0
1.5000	0	0	0	0	0	0	0
1.4375	0	0	0	0	1	0	1
1.4000	0	0	0	1	0	0	0
1.3000	0	0	1	0	0	0	0
1.2875	0	0	1	0	0	0	1
1.2000	0	0	1	1	0	0	0
1.1500	0	0	1	1	1	0	0
1.1000	0	1	0	0	0	0	0
1.0000	0	1	0	1	0	0	0
0.9625	0	1	0	1	0	1	1
0.9000	0	1	1	0	0	0	0
0.8375	0	1	1	0	1	0	1
0.8000	0	1	1	1	0	0	0
0.7625	0	1	1	1	0	1	1
0.7500	0	1	1	1	1	0	0
0.7000	1	0	0	0	0	0	0
0.6000	1	0	0	1	0	0	0
0.5000	1	0	1	0	0	0	0
0.3000	1	1	0	0	0	0	0

CCM : Continuous Conduction Mode
DCM : Dis-Continuous Mode





MINI PCI TYPE III SLOT



PROJECT : CT6
Quanta Computer Inc.

Size A	Document Number TPM	Rev 1A
-----------	------------------------	-----------

Date: Friday, September 23, 2005 Sheet 42 of 44

MODEL

REV

CHANGE LIST

CT6
MB
31CT6MBXXXX

1A

Model CT6 MB BOARD

Page	FROM	TO
1	1A	
2	1A	
3	1A	
4	1A	
5	1A	
6	1A	
7	1A	
8	1A	
9	1A	
10	1A	
11	1A	
12	1A	
13	1A	
14	1A	
15	1A	
16	1A	
17	1A	
18	1A	
19	1A	
20	1A	
21	1A	
22	1A	
23	1A	
24	1A	
25	1A	
26	1A	
27	1A	
28	1A	
29	1A	
30	1A	
31	1A	
32	1A	
33	1A	
34	1A	
35	1A	
36	1A	
37	1A	
38	1A	
39	1A	
40	1A	
41	1A	
42	1A	
43	1A	
44	1A	



PROJECT : CT6
Quanta Computer Inc.

31 BOM difference list (base on 31CT6MB0008 BOM)

31CT6MB0008

Pavilion FF

31CT6MB0024


Pavilion
FF+Camera/Mic

ADD :
 1.CN30 }
 2.CN31 } for camera connector
 3.CN32 }
 4.CN29 } → for internal MIC connector

31CT6MB0016

Presario FF

ADD:	REMOVE:
LED 9 -- PWR_LED	IR1--- IR component
LED 8 --SATA_LED	LED13--PWR_LED
LED 7 --MBATLED	LED12 --SATA_LED
LED4 --TP_LED	LED11 --MBAT_LED
LED2 --CAPD_LED	C532 -- IR
LED6 --CARD_LED	R521 -- IR
SW7 -- TP_R SWITCH	CN22 -- AV BOARD
SW6 -- TP_L SWITCH	CN26 -- 2ND H/P CON
	LED5 -- CARD LED
	LED3 -- TP_LED
	LED2 -- CAPS_LED
	LED1 -- PWR_LED
	C267 -- AV BOARD EMI
	C264 -- AV BOARD EMI
	C260 -- AV BOARD EMI
	C275 -- 2ND H/P EMI
	C272 -- 2ND H/P EMI
	R241 --2ND H/P damp res
	R235 --2ND H/P damp res
	R1 -- PWR RES
	SW5 -TP_R SWITCH
	SW4 -- TP_L SWITCH
	SW2-NBWON# SWITCH

 PROJECT : CT6 Quanta Computer Inc.		Rev
		1A
Size B	Document Number	change list
Date:	Friday, September 23, 2005	Sheet 44 of 44