






UT12 SYSTEM DIAGRAM




01

PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : IN1
 LAYER 3 : IN2
 LAYER 4 : VCC
 LAYER 5 : IN3
 LAYER 6 : BOT




SMBUS TABLE		
SB--SCL0/SD0	Clock gen/Robson/TV Tuner /DDR2/DDR2 thermal/Accelerometer	+3V
	epress card	+3VS5
	Wlan Card	+3VS5
EC --SCL/SD	Battery charge/discharge	+3VPCU
EC--SCL2/SD2	VGA thermal/system thermal	+3V




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Block Diagram		
Date: Thursday, October 16, 2008	Sheet 1	of 48



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



can remove MOSFET level shift SB/clock gen / DDR2 is 3.3V/S0 power level

if use clock request pin , need to pull Hi for default setting

ICS ICS9LPRS480
SLG SLG628(QFN-64)
RTL RTM880N-796-- AL000880001

* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock


	SB700 A2	RS780MN/RX781
	1.2V	1.1V
Ra	158R	158R
Rb	90.9R	90.9R

RES CHIP 130 1/16W +-1%(0402)L-F -->CS11302FB15
RES CHIP 158 1/16W +-1%(0402) -->CS11582FB00
RES CHIP 90.9 1/16W +-1%(0402) -->CS09092FB15
RES CHIP 82.5 1/16W +-1%(0402) -->CS08252FB11


not need to stuff , R185 have pull LOW

PROJECT : QT8
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
NBS/RD5	Clock Generator	
Date: Thursday, October 16, 2008	Sheet 2 of 48	



FOX PZ63826-284R-41F
 DG0*8000004 IC SOCKET SMD 638P S1(P1.27,H3.2)
 MLX 47296-4131
 DG0*8000003 IC SOCKET SMD 638P S1(P1.27,H3.2)
 TYC 4-1903401-2
 DG0*8000005 IC SOCKET SMD 638P S1(P1.27,H3.2)





Serial VID



VFIX MODE VID Override Circuit

SVC	SVD	Voltage Output
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V




HDT Connector



PROJECT : QT8
Quanta Computer Inc.




Size Custom Document Number S1G2 HT_CTL V/F 1/3 Rev 1A
 Date: Thursday, October 16, 2008 Sheet 3 of 48

Processor Memory Interface







PROJECT : QT8
Quanta Computer Inc.


Size Custom Document Number S1G2 DDR1 MEMORY I/F 2/3 Rev 1A
Date: Thursday, October 16, 2008 Sheet 4 of 48



PROCESSOR POWER AND GROUND



PROJECT : QT8 Quanta Computer Inc.		
Size Custom	Document Number S1G2 PWR & GND 3/3	Rev 1A
Date: Thursday, October 16, 2008 Sheet 5 of 48		




SO-DIMM (Normal)

SO-DIMM (REVERSE)

DDR SO-DIMM SOCKET 1.8V H=5.2

DDR SO-DIMM SOCKET 1.8V H=9.2





PROJECT : QT8
Quanta Computer Inc.

Size Custom Document Number **DDR2 SODIMMS: A/B CHANNEL** Rev 1A
 Date: Thursday, October 16, 2008 Sheet 6 of 48

4.6 MEM_MA_ADD[0..15] MEM_MA_ADD[0..15]
 4.6 MEM_MA_BANK[0..2] MEM_MA_BANK[0..2]




4.6 MEM_MB_ADD[0..15] MEM_MB_ADD[0..15]
 4.6 MEM_MB_BANK[0..2] MEM_MB_BANK[0..2]



PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH





PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH



PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number DDR2 SODIMMS TERMINATIONS	Rev 1A
Date: Thursday, October 16, 2008 Sheet 7 of 48		




signals	RS780	RX780
HT_TXCALP	R641 301 ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R655 301 ohm 1%	R655 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212FB18



RES CHIP 301 1/16W +-1%(0402)
P/N : CS13012FB14

This block is for UMA RS780 only , RX780 can remove all component



PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number RS740/RS780-HT LINK I/F 1/5	Rev 1A
Date: Thursday, October 16, 2008 Sheet 8 of 48		



RX780/RS740/RS780 difference table (PCIE LINK)

	RS740	RX780/RS780
NB_PCIECALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1





PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number RS740/RS780-PCIE I/F 2/5	Rev 1A
Date: Thursday, October 16, 2008 Sheet 9 of 48		

RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDL233	NC	NC



VDD_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform




PROJECT : QT8
Quanta Computer Inc.



Size Custom	Document Number RS740/RS780-POWER5/5	Rev 1A
Date: Thursday, October 16, 2008 Sheet 11 of 48		

DB-1 remove JMB380 reset signal

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600



To RS780



Part 1 of 5

PCI EXPRESS INTERFACE


PCI INTERFACE

CLOCK GENERATOR

LPC

RTC

CPU






All the PCI bus has
build-in Pull-Up/Down
resistors

INTRUDER_ALERT# Left not connected (Southbridge
has 50-kohm internal pull-up to VBAT).




SB700
IC CTRL(528P) SB700 All(218S7EAL11FG)
P/N : AJAL110T00




PROJECT : QT8 Quanta Computer Inc.		
Size Custom	Document Number SB700-PCIE/PCI/CPU/LPC 1/4	Rev 1A
Date: Thursday, October 16, 2008 Sheet 12 of 48		




remove pull hi
 (chip internal
 have pull hi)




To Azalia







To Modem Board



SB JTAG



*SW JTAG DEBUG



for EMI & del R268
 change 2.2P




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number SB700-ACP/GPIO/USB 2/4	Rev 1A
Date: Thursday, October 16, 2008 Sheet 13 of 48		


SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB600


SATA1




SATA ODD



E-SATA



SATA HDD2



SATA PORT 4,5
are only
support IDE
mode







PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB700

NOTE:
R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

PLVDD_SATA--
SATA PLL
POWER

+3V R382 10K/F 4
+1.2V_PLLVDD_SATA
+3V_XTLVDD_SATA

XTLVDD_SATA-- SATA
crystal power



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SPI ROM

SPI ROM

HW MONITOR



BT_OFF# 32


CHIPSET_PCIE_SLOW_SB#

ACCLED_EN 31

BT_COMBO_EN# 38

+3V55

AVDD--H/W monitor Analog power




ID4 GP60	ID3 GP59	ID2 GP58	ID1 GP57	
0	0	0	0	UT1 UMA
0	0	0	1	UT2 UMA
0	0	1	0	UT1 M92
0	0	1	1	UT2 M92
0	1	0	0	UT1 M96
0	1	0	1	UT2 M96

PROJECT : QT8
Quanta Computer Inc.

Size Custom Document Number SB700-ACP/GPIO/USB 2/4 Rev 1A

Date: Thursday, October 16, 2008 1 Sheet 14 of 48

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




PROJECT : QT8		
Quanta Computer Inc.		
Size Custom	Document Number SB700-PWR/DECOUPLING 4/4	Rev 1A
Date: Thursday, October 16, 2008 Sheet 15 of 48		




OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

REQUIRED STRAPS

It must ready before RSMRST#




	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	IMC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT



TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC


DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)






AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number SB700-STRAPS	Rev 1A
Date: Thursday, October 16, 2008 Sheet 16 of 48		

PCI EXPRESS INTERFACE



	PROJECT : UT3/5 Quanta Computer Inc.		
	Size Custom	Document Number M92/M96 (PCIe / DP POWER)	Rev DB
Date: Thursday, October 16, 2008		Sheet	17 of 43




- 22 VMA_DQ[63..0]
- 22 VMA_DM[7..0]
- 22 VMA_WDQS[7..0]
- 22 VMA_RDQS[7..0]



- 23 VMB_DQ[63..0]
- 23 VMB_DM[7..0]
- 23 VMB_WDQS[7..0]
- 23 VMB_RDQS[7..0]

PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number M92/M96 (Memory I/F)	Rev DB
Date: Thursday, October 16, 2008 Sheet 18 of 43		



MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hi Lynx	64*16-667MHZ	H5T01G63AFR-14C
0001	Samsung	64*16-667MHZ	K4W1G1646D-ECL2
0010		Reserved	Reserved
0111		Reserved	Reserved
0100		Reserved	Reserved
0101		Reserved	Reserved
0110		Reserved	Reserved
0111		Reserved	Reserved
1000		Reserved	Reserved
1001		Reserved	Reserved
1010		Reserved	Reserved
1011		Reserved	Reserved
1100		Reserved	Reserved
1101		Reserved	Reserved
1110		Reserved	Reserved
1111		Reserved	Reserved




TO PWM


TO PWM




PLACE VREFG DIVIDER AND CAP CLOSE TO ASIC

PROJECT : UT3/5
Quanta Computer Inc.


Size Custom	Document Number M92/M96 (Main)	Rev DB
Date: Thursday, October 16, 2008		Sheet 19 of 43



	PROJECT : UT3/5 Quanta Computer Inc.		Rev
	Size Custom	Document Number M92/M96(POWER AND NC)	DB
Date: Thursday, October 16, 2008			Sheet 20 of 43



Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
BIF_GEN2_EN	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
STRAP_BIF_CLK_PM_EN	GPIO8	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
CONFIG[3]	GPIO9	GPIO9,13,12,11 (config 3.2.1.0): a> If BIOS_ROM_EN = 1, then Config(3:0) defines the ROM Type: b> If BIOS_ROM_EN = 0, then Config(3:0) defines the Aperture size:Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 512MB 011 = 1GB 100 = 2GB 101 = 4GB 110 = 8GB 111 = 16GB	0001
CONFIG[2]	GPIO13		
CONFIG[1]	GPIO12		
CONFIG[0]	GPIO11		
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYNC		
AUD(1)	HSYNC	HSYNC - HDMI_EN HDMI connector presence. 0 ?No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
SMS_EN_HARD	H2SYNC		0
CCBYPASS	GENERICC		0




PROJECT : UT3/5
Quanta Computer Inc.


Size Custom Document Number M92/M96 (GND/Straps/Therm) Rev DB

Date: Thursday, October 16, 2008 Sheet 21 of 43

CHANNEL A: 256MB/512MB DDR3



CHANNEL B: 256MB/512MB DDR3











PROJECT : UT3/5
Quanta Computer Inc.

VRAM-B(DDR3 BGA96)


Size Custom Document Number Rev DB
 NB5 VRAM-B(DDR3 BGA96) DB

Date: Thursday, October 16, 2008 Sheet 23 of 43



Change R494, R503 to 4.7K for AMD on PV
 PV2 DIS use 4.7K
 UMA use 2K


HDMI PORT



Close to HDMI Connector







PROJECT : QT8		Rev
Quanta Computer Inc.		1A
Size Custom	Document Number	
LCD CONN,HDMI CONN		
Date: Thursday, October 16, 2008	Sheet 24	of 48




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number CRT	Rev 1A
Date: Thursday, October 16, 2008 Sheet 25 of 48		

5 IN1 CARD READER
XD, MMC/SD, MS/MSP






PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number RTS5158 & CR SOCKET & HOLE	Rev 1A
Date: Thursday, October 16, 2008		Sheet 26 of 48

NBS/RDS





D3E :
 mode 1 : when card device insert can wake up card reader chip
 mode 2 : need to use pin16 to wake up card reader device

D3E_WAKEN pin :out put low lms can wake up system when system into D3E mode 2

D3E_WAKEN pin :out put Hi into D3E mode
 out put low normal mode

Q69 for power leakage concern

 NB5/RD5	PROJECT : QT8		Rev 1A
	Quanta Computer Inc.		
	Document Number JMB380 Controller/1394	Date: Thursday, October 16, 2008	



TO DOCKING Speakers

PORT	PLACE TO
MONO_OUT	X
PORT A	Docking Speakers
PORT B	M/B MIC
PORT C	X
PORT D	Internal Speckers
PORT E	Docking MIC
PORT F	HP OUT
DM	DIGITAL MIC

TO Audio Jack MIC

TO Internal Speakers and Sub Woofer EQ

TO Headphone jack




JACK_SEN# -->DOCK HP

SA_B# -->EXT MIC



SB_E# -->DOCK MIC

SA_F# -->EXT HP

Audio JACK: Normal Open




TO AUDIO/B CON.




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number Azalia AD1883	Rev 1A
Date: Thursday, October 16, 2008 Sheet 26 of 48		


AUDIO AMPLIFIER




PC-BEEP



MUTE_LED



Acceleration sensor




SGT-LIS302DLTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low

PROJECT : QT8
Quanta Computer Inc.

Size Custom Document Number AMP_TPA6017/INT SPK Rev 1A

Date: Thursday, October 16, 2008 Sheet 29 of 48


EQ FOR SUBWOOFER





MODEL	UT1	UT2
R823	60.4K/F_6	40.2K/F_6
R824	60.4K/F_6	40.2K/F_6
R828	60.4K/F_6	80.6K/F_6
R829	60.4K/F_6	80.6K/F_6
C970	0.027U/25V_6	0.022U/50V_6
C972	0.027U/25V_6	0.022U/50V_6
C974	0.027U/25V_6	0.039U/16V_6
C979	0.027U/25V_6	0.039U/16V_6

Change 4EQ to 2EQ

05/26 (PV) FOR BOM update.





Sub-Woofers power




PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number SUBWOOFER(EQ & AMP.)	Rev DB
Date: Thursday, October 16, 2008 Sheet 30 of 48		

DB-1 Change FP




LED



SI-1 modified -- for fix SATA LED no support LED light control

LED PWR CONTROL




LED1 for 17.3"

LED9 for 16.3"

LED3 for 16.3"

LED8 for 17.3"



SI-1 modified -- change LED part number



$$I = \frac{V_{cc} - V_f}{R}$$


LED Vf (Amber)



PROJECT : QT8
Quanta Computer Inc.


Size Custom	Document Number MDC1.5 Con Accelerometer/LED	Rev 1A
Date: Thursday, October 16, 2008 Sheet 31 of 48		

BLUETOOTH




LEFT SIDE USBX1 and E-SATA/USB COMBO


30



USB CAMERA CONNECT




USB Fingerprint CON




1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+
5. USB PWR(+3V)

RIGHT SIDE USBX2






$$V_{out} = 1.25(1 + R1/R2)$$



	PROJECT : QT8 Quanta Computer Inc.	
	Size Custom Document Number BT/WEBCAM/FT/USBX4/ESATA	Rev 1A
Date: Thursday, October 16, 2008		Sheet 32 of 48




R461 and R463 are used in RTL8111DL, remove R463 if switching regulator is enable, Remove R461 external power is used.



AL08111DB00 RTL8111DL-GR
AL08103EB00 RTL8103EL-GR




NS892402:GIGABIT DB0AT9LAN05
NS892405:10/100 DB0ZB1LAN04




PROJECT : UT12
Quanta Computer Inc.

Size Custom	Document Number RTL8111C/8101E/RJ11-RJ45 CN	Rev 1A
Date: Thursday, October 16, 2008 Sheet 33 of 47		



L8
 RTL8111DL (Gaga lan) use 4.7uH
 power choke A>500mA tolerance
 ±15%
 RTL8103E stuff 0ohm
 Close to the LAN
 pin <200mil

Power trace Layout 寬度 > 30mil



>30mil

L66/R442
 RTL8111DL used 0ohm
 RTL 8103E need to
 remove


Power trace Layout 寬度 > 30mil




PROJECT : UT12
Quanta Computer Inc.

Size Custom	Document Number LAN Power	Rev 1A
Date: Thursday, October 16, 2008 1 Sheet 34 of 47		


SATA CD-ROM




SATA_1 HDD CONNECTOR





SATA_2 CONNECTOR





NEWCARD



NEWCARD (PCIEXPRESS*1 + USB*1)



R5538 NEW CARD POWER SWITCH	
pin name	pull hi/low
CPPE#	internal pull up to AUXIN
SYSRST#	internal pull up to AUXIN
CPUSB##	internal pull up to AUXIN
PERST#	a logic level power good
SHDN#	internal pull up to AUXIN
RCLKEN	internal pull up to AUXIN
OC#	over current status
STBY#	internal pull up to AUXIN




33

PROJECT : QT8
Quantia Computer Inc.


Size Custom	Document Number NEW CARD/SATA ODD/SATA HDD	Rev 1A
Date: Thursday, October 16, 2008		Sheet 35 of 48

POWER BUTTON CONNECT





1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

34




KEYBOARD PULL-UP





Footprint: "gb1rf260-1253-7f-26p-1"

CAP SW CONNECT









1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V
8. ESB_CLK
9. ESB_DAT



PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number LED/KEYBOARD/SW	Rev 1A
Date: Thursday, October 16, 2008 Sheet 36 of 48		



1M byte
SST AKE5GFKOZ09
WINBOND AKE3GFPO08
PME AKE3GZP0500
EON AKE3GZPQ00


SB internal pull Hi 10k to 3v_s5

SB internal pull Hi 10k to 3v_s5


PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number KB3926/ROM/TP	Rev 1A
NBS/RDS	Date: Thursday, October 16, 2008	Sheet 37 of 48

Mini PCI-E Card 1 WLAN



Mini PCI-E Card 2 TV tuner card




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	Mini CARD X 3	
Date: Thursday, October 16, 2008 Sheet 38 of 48		



CABLE DOCK

37

support 6A 200mils
CX000480005



CPU FAN



	PROJECT : QT8		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number CABLE DOCKING/FAN	
Date: Thursday, October 16, 2008		Sheet 39 of 48	


DC/DC +3VPCU/+ 5VPCU/ +12VALW

- +5VPCU 28,29,36,37,41,42,43,44,47
- +3VPCU 5,12,24,31,32,36,37,39,42,43,44,46
- +3VSUS 13,32,38,41,43,44,45
- +3VS5 5,7,12,13,14,15,16,24,27,35,45
- +5VSUS 24,32,37,39,45
- +5V 5,15,20,24,25,26,28,29,31,32,35,36,38,39,44,45
- +LANVCC

TON: 5V / 3.3V
 GND = 400 / 500KHz
 REF = 400 / 300KHz
 VCC = 200 / 300KHz

5 Volt +/- 5%
+5VPCU
 C/C:8A
 P/C:10A

3.3 Volt +/- 5%
+3VPCU
 C/C:8A
 P/C:10A



$V_{out} = 0.7(Ra + Rb) / Rb$
 Rb around 49.9k

$I_{lim} * MOSFET (RDSON) = V_{ILIM} (mV) / 10$
 $V_{ILIM} (mV) = 5uA * R_{ILIM}$

+5V
 4.31A
 S0-S1

+5VSUS
 4.5A
 S0-S3

+3VS5
 0.5A
 S0-S5


+3VSUS
 1.84A
 S0-S3

+3V
 6.76A
 S0-S1

+LANVCC
 0.27A

		PROJECT : QT8	
		Quanta Computer Inc.	
Size Custom	Document Number	+5V/+3V(ISL6237)	
Date: Thursday, October 16, 2008		Sheet	40 of 48

+1.1V & +1.2V



	PROJECT : QT8 Quanta Computer Inc.		
	Size B	Document Number +1.2V & +1.1V(RT8204)	Rev 1A
	Date: Thursday, October 16, 2008		Sheet 41 of 48

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X



VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

SI-2 for fix cpu vcore

37.41 VRON

Pin 49 is GND Pin
ISL6265HRTZ-T





Reserve for uni-plane

- +Vcore0 5
- +Vcore1 5
- +CPUVDDNB 5

	PROJECT : QT8	
	Quanta Computer Inc.	
Size	Document Number	Rev
C	CPU_CORE(ISL6265)	1A
Date:	Thursday, October 16, 2008	Sheet 42 of 48

→ +2.5V 3
→ +1.8VSUS 3,4,5,6,7,42,44,47

Add 0.1u CAP PC211, PC212, PC213 for EMI



I_lim(Valley)=10uA*R_ILIM/RDS_ON
For OCP set.


23.65A
S0-S3

+0.9VSMVT
2.25A
S0-S3


Mode	Discharge Mode
V5IN	No discharge
VDDQ	Tracking discharge
Gnd	Non-tracking discharge

$V_TRIP(mV) = R_TRIP(Kohm) * 10(uA)$
 $I_OCP = V_trip / Rds_on + I_Ripple / 2$

VDDQSET	VDDQ(V)	VTTRREF and Vtt	Note
GND	2.5	V_ vddqsns/2	DDR
V5IN	1.8	V_ vddqsns/2	DDR2
FB	adjustable	V_VDDQSNS/2	1.5V < VDDQ < 3V



+2.5V
0.25A
S0-S1




+1.8V
10.4A
S0-S1

Discrete: SI4856
UMA: SI4800

	PROJECT : QT8		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number 1.8VSUS/DDR_VTER/+1.8V/2.5V	
NB5/RD5		Sheet 43 of 48	

VGA Core & VCC1.1

+1.1Volt +/- 5%
 Countinue current:17.54A
 Peak current:22.8A
 OCP minimum 23A



SI build

For M96

GPIO15	GPIO20	VDDC
Low	Low	1.1V
High	Low	1.05V
Low	High	0.95V
High	High	0.9V

For M96

- 1, PR246 use 82.5K. (CS38252FB17)
- 2, PR243 use 54.9K. (CS35492FB14)
- 3, PR245 use 499K. (CS44992FB11)
- 4, PR254 use 210K. (CS42102FB00)

For M92

For M92


- 1, PR246 use 86.6K. (CS38662FB16)
- 2, PR243 use 49.9K. (CS34992FB10)
- 3, PR245 use 604K. (CS46042FB11)
- 4, PR254 use 287K. (CS42872FB13)

GPIO15	GPIO20	VDDC
Low	Low	1.0V
High	Low	0.95V
Low	High	0.9V
High	High	0.85V

+1.2V_S5

0.5A

S0-S5




$$V_o = 0.8 \cdot (R1 + R2) / R2$$

$$R2 < 120Kohm$$

+1.5V

2.0A





S0-S1





$$V_o = 0.8 \cdot (1 + R1 / R2)$$


PROJECT : QT8
Quanta Computer Inc.


Size Custom	Document Number VGA PWR OZ8118/1.2V_S5/1.5	Rev 1A
Date: Thursday, October 16, 2008 Sheet 44 of 48		




For Discrete Only



	PROJECT : QT8		Rev 1A
	Quantas Computer Inc.		
Size Custom	Document Number DISCHARGE		Date: Thursday, October 16, 2008
NB5/RD5	Sheet 45 of 48		



VRAM	Mounted	N/A	PQ33 P/N
Others	PR218, PR219, PR220, PR226, PR231, PC196, PC197, PC199, PC201, PD20, PU10	PR232	BAM44960000
Samsung	PR232	PR218, PR219, PR220, PR226, PR231, PC196, PC197, PC199, PC201, PD20, PU10	BAM48560029

 <p>NB5</p>	<p>PROJECT : UT3/5 Quanta Computer Inc.</p>		<p>Rev DB</p>
	<p>Size Custom</p>	<p>Document Number +1.5V_VGA</p>	<p>Date: Thursday, October 16, 2008</p>
	<p>Sheet 47 of 48</p>		

