

# QT8 SYSTEM DIAGRAM



01

## PCB STACK UP

LAYER 1 : TOP  
LAYER 2 : IN1  
LAYER 3 : IN2  
LAYER 4 : VCC  
LAYER 5 : IN3  
LAYER 6 : BOT

## Cable Docking

VGA  
RJ-45  
CIR/Pwr btn  
SPDIF Out  
Stereo MIC  
Headphone Jack  
USB Port  
VOL Cntr

PAGE 37

SYSTEM CHARGER(ISL6251A)  
PAGE 44

SYSTEM POWER ISL6236IRZA-T  
PAGE 38


DDR II SMD DR\_VTERM  
1.8V/1.8VSUS(TPS51116REGR)  
PAGE 41

VCCP +1.1V AND +1.2V(MAX8717)  
PAGE 39

VGACORE(1.1V~1.2V)Oz8118  
PAGE 42

CPU CORE ISL6265A  
PAGE 40


SMBUS TABLE		
SB--SCL0/SD0	Clock gen/Robson/TV tuner /DDR2/DDR2 thermal/Accelerometer	+3V
	epress card	
	Wlan Card	+3VS5
EC --SCL/SD	Battery charge/discharge	+3VPCU
EC--SCL2/SD2	VGA thermal/system thermal	+3V




**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	<b>Block Diagram</b>	
Date: Tuesday, February 19, 2008		Sheet 1 of 45

NBS/RD5





CLOCKS name	RX780	RS780	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	RP64 STUFF	RP64 STUFF	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP66 STUFF	RP66 NC	to M82-S external reference clock -RX780 only
NBPPP_CLKP NBPPP_CLKN	RP70 STUFF	RP70 NC	to NB for RX780 for PCIEX2 interface reference clock only RS780 is internal share with AC-LINK clock, RS780 not need
SBLINK_CLKP SBLINK_CLKN	RP72 STUFF	RP72 STUFF	to NB for AC-LINK reference clock
CLK_VGA_27M_SS CLK_VGA_27M_NSS	R653, R656, R612 STUFF	R653, R656, R612 NC	To M82-S 27MHz - RX780 only



can remove MOSFET level shift  
SB/clock gen / DDR2 is 3.3V/80  
power level

when driven low SB\_SRC clocks slow only supported with  
to reduced setpoint custom CG IC





ICS ICS9LPR476BKLFT--AJRS4760000  
SLG SLG8SP626VTR--AJ006260000  
RTL RTM880N-795-- AJ008800000

* default	
SEL_HTT66	1
SEL_SATA	1
SEL_27	1





1	66 MHz 3.3V single ended HTT clock
0*	100 MHz differential HTT clock
1	100 MHz non-spreading differential SRC clock
0*	100 MHz spreading differential SRC clock
1*	27MHz non-spreading singled clock
0	100 MHz spreading differential SRC clock

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.













# PROCESSOR POWER AND GROUND



**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom Document Number NB5/RD5  
**SIG2 PWR & GND 3/3** Rev 1A

Date: Tuesday, February 19, 2008 Sheet 5 of 45





**PROJECT : QT8**  
**Quanta Computer Inc.**

Size Custom Document Number **DDR2 SODIMMS: A/B CHANNEL** Rev 1A  
 Date: Tuesday, February 19, 2008 Sheet 6 of 45

NB5/RD5

4,6 MEM\_MA\_ADD[0..15] MEM\_MA\_ADD[0..15]  
4,6 MEM\_MA\_BANK[0..2] MEM\_MA\_BANK[0..2]


4,6 MEM\_MB\_ADD[0..15] MEM\_MB\_ADD[0..15]  
4,6 MEM\_MB\_BANK[0..2] MEM\_MB\_BANK[0..2]




PLACE CLOSE TO PROCESSOR  
WITHIN 1.5 INCH



PLACE CLOSE TO PROCESSOR  
WITHIN 1.5 INCH




PLACE CLOSE TO SOCKET (PER EM/EMC)



PLACE CLOSE TO SOCKET (PER EM/EMC)

+3VSS SI-2 modified --SB internal pull HI to 3vs5



	<b>PROJECT : QT8</b>		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	DDR2 SODIMMS TERMINATIONS	
NB5/RD5	Date: Tuesday, February 19, 2008	Sheet 7	of 45

**PART 1 OF 6**

**HYPER TRANSPORT CPU I/F**

HT_CPU_NB_CAD_H0	Y25	HT_RXCAD0P	D24	HT_NB_CPU_CAD_H0	
HT_CPU_NB_CAD_L0	Y24	HT_RXCAD0N	D25	HT_NB_CPU_CAD_L0	
HT_CPU_NB_CAD_H1	Y22	HT_RXCAD1P	E24	HT_NB_CPU_CAD_H1	
HT_CPU_NB_CAD_L1	V23	HT_RXCAD1N	E25	HT_NB_CPU_CAD_L1	
HT_CPU_NB_CAD_H2	V25	HT_RXCAD2P	F24	HT_NB_CPU_CAD_H2	
HT_CPU_NB_CAD_L2	V24	HT_RXCAD2N	F25	HT_NB_CPU_CAD_L2	
HT_CPU_NB_CAD_H3	U24	HT_RXCAD3P	F23	HT_NB_CPU_CAD_H3	
HT_CPU_NB_CAD_L3	U25	HT_RXCAD3N	F22	HT_NB_CPU_CAD_L3	
HT_CPU_NB_CAD_H4	T25	HT_RXCAD4P	H23	HT_NB_CPU_CAD_H4	
HT_CPU_NB_CAD_L4	T24	HT_RXCAD4N	H22	HT_NB_CPU_CAD_L4	
HT_CPU_NB_CAD_H5	P22	HT_RXCAD5P	J25	HT_NB_CPU_CAD_H5	
HT_CPU_NB_CAD_L5	P23	HT_RXCAD5N	J24	HT_NB_CPU_CAD_L5	
HT_CPU_NB_CAD_H6	P25	HT_RXCAD6P	K25	HT_NB_CPU_CAD_H6	
HT_CPU_NB_CAD_L6	P24	HT_RXCAD6N	K24	HT_NB_CPU_CAD_L6	
HT_CPU_NB_CAD_H7	N24	HT_RXCAD7P	K23	HT_NB_CPU_CAD_H7	
HT_CPU_NB_CAD_L7	N25	HT_RXCAD7N	K22	HT_NB_CPU_CAD_L7	
HT_CPU_NB_CAD_H8	AC24	HT_RXCAD8P	G21	HT_NB_CPU_CAD_H8	
HT_CPU_NB_CAD_L8	AC25	HT_RXCAD8N	G20	HT_NB_CPU_CAD_L8	
HT_CPU_NB_CAD_H9	AB25	HT_RXCAD9P	H21	HT_NB_CPU_CAD_H9	
HT_CPU_NB_CAD_L9	AB24	HT_RXCAD9N	H20	HT_NB_CPU_CAD_L9	
HT_CPU_NB_CAD_H10	AA24	HT_RXCAD10P	J20	HT_NB_CPU_CAD_H10	
HT_CPU_NB_CAD_L10	AA25	HT_RXCAD10N	J21	HT_NB_CPU_CAD_L10	
HT_CPU_NB_CAD_H11	Y22	HT_RXCAD11P	K17	HT_NB_CPU_CAD_H11	
HT_CPU_NB_CAD_L11	Y23	HT_RXCAD11N	K18	HT_NB_CPU_CAD_L11	
HT_CPU_NB_CAD_H12	W21	HT_RXCAD12P	L19	HT_NB_CPU_CAD_H12	
HT_CPU_NB_CAD_L12	W20	HT_RXCAD12N	J19	HT_NB_CPU_CAD_L12	
HT_CPU_NB_CAD_H13	V21	HT_RXCAD13P	M19	HT_NB_CPU_CAD_H13	
HT_CPU_NB_CAD_L13	V20	HT_RXCAD13N	L18	HT_NB_CPU_CAD_L13	
HT_CPU_NB_CAD_H14	U20	HT_RXCAD14P	M21	HT_NB_CPU_CAD_H14	
HT_CPU_NB_CAD_L14	U21	HT_RXCAD14N	P21	HT_NB_CPU_CAD_L14	
HT_CPU_NB_CAD_H15	U19	HT_RXCAD15P	P18	HT_NB_CPU_CAD_H15	
HT_CPU_NB_CAD_L15	U18	HT_RXCAD15N	M18	HT_NB_CPU_CAD_L15	
HT_CPU_NB_CLK_H0	T22	HT_RXCLK0P	H24	HT_NB_CPU_CLK_H0	
HT_CPU_NB_CLK_L0	T23	HT_RXCLK0N	H25	HT_NB_CPU_CLK_L0	
HT_CPU_NB_CLK_H1	AB23	HT_RXCLK1P	L21	HT_NB_CPU_CLK_H1	
HT_CPU_NB_CLK_L1	AA22	HT_RXCLK1N	L20	HT_NB_CPU_CLK_L1	
HT_CPU_NB_CTL_H0	M22	HT_RXCTL0P	M24	HT_NB_CPU_CTL_H0	
HT_CPU_NB_CTL_L0	M23	HT_RXCTL0N	M25	HT_NB_CPU_CTL_L0	
HT_CPU_NB_CTL_H1	R21	HT_RXCTL1P	P19	HT_NB_CPU_CTL_H1	
HT_CPU_NB_CTL_L1	R20	HT_RXCTL1N	P18	HT_NB_CPU_CTL_L1	

SI-2 modified  
-- follow AMD  
check list to  
change part  
number 300 ohm  
to 301 ohm

SI-2 modified  
-- follow AMD  
check list to  
change part  
number 300 ohm  
to 301 ohm





signals	RS780	RX780
HT_TXCALP	R641 301 ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R655 301 ohm 1%	R655 1.21k ohm 1%
HT_RXCALN		



RES CHIP 1.21K 1/16W +-1% (0402)  
P/N : CS21212FB18

RES CHIP 301 1/16W +-1% (0402)  
P/N : CS13012FB14

This block is for UMA RS780 only , RX780 can  
remove all component







- TO EXPRESS CARD**
- TO WLAN**
- TO PCIE-LAN**
- TO TV TUNNER**
- TO PCIE CARD READER**


**RX780/RS740/RS780 difference table (PCIE LINK)**

	RS740	RX780/RS780
NB_PCIECALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

**RS780 Display Port Support (muxed on GFX)**


DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1








**RX780/RS780 POWER DIFFERENCE TABLE**





PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDL33	NC	NC








remove pull hi ( chip internal have pull hi )



SI-2 Modified --for EMI suggestion



\*S/W JTAG DEBUG

SI-2 modified add D3E function

SI-2 modified -- Change last disable control from SB to EC SB reserve

D3E\_SCI# from Gevent5# change to Gevent7# on PV

SI-2 modified Del D35

CPU\_MEMHOT# IN

SMBALERT# 1

ACZ\_BCLK

ACZ\_SDOUT

ACZ\_SDINO\_R

ACZ\_SDIN1\_R

ACZ\_SYNC

ACZ\_RST#

HD audio interface is 3.3S5 voltage

HDD\_AUX\_RST#

IMC\_GPIO0

IMC\_GPIO1

IMC\_GPIO2

IMC\_GPIO3

IMC\_GPIO4

IMC\_GPIO5

IMC\_GPIO6

IMC\_GPIO7

IMC\_GPIO8

IMC\_GPIO9

IMC\_GPIO10

IMC\_GPIO11

IMC\_GPIO12

IMC\_GPIO13

IMC\_GPIO14

IMC\_GPIO15

IMC\_GPIO16

IMC\_GPIO17

IMC\_GPIO18

IMC\_GPIO19

IMC\_GPIO20

IMC\_GPIO21

IMC\_GPIO22

IMC\_GPIO23

IMC\_GPIO24

IMC\_GPIO25

IMC\_GPIO26

IMC\_GPIO27

IMC\_GPIO28

IMC\_GPIO29

IMC\_GPIO30

IMC\_GPIO31

IMC\_GPIO32

IMC\_GPIO33

IMC\_GPIO34

IMC\_GPIO35

IMC\_GPIO36

IMC\_GPIO37

IMC\_GPIO38

IMC\_GPIO39

IMC\_GPIO40

IMC\_GPIO41

IMC\_GPIO42

IMC\_GPIO43

IMC\_GPIO44

IMC\_GPIO45

IMC\_GPIO46

IMC\_GPIO47

IMC\_GPIO48

IMC\_GPIO49

IMC\_GPIO50

IMC\_GPIO51

IMC\_GPIO52

IMC\_GPIO53

IMC\_GPIO54

IMC\_GPIO55

IMC\_GPIO56

IMC\_GPIO57

IMC\_GPIO58

IMC\_GPIO59

IMC\_GPIO60

IMC\_GPIO61

IMC\_GPIO62

IMC\_GPIO63

IMC\_GPIO64

IMC\_GPIO65

IMC\_GPIO66

IMC\_GPIO67

IMC\_GPIO68

IMC\_GPIO69

IMC\_GPIO70

IMC\_GPIO71

IMC\_GPIO72

IMC\_GPIO73

IMC\_GPIO74

IMC\_GPIO75

IMC\_GPIO76

IMC\_GPIO77

IMC\_GPIO78

IMC\_GPIO79

IMC\_GPIO80

IMC\_GPIO81

IMC\_GPIO82

IMC\_GPIO83

IMC\_GPIO84

IMC\_GPIO85

IMC\_GPIO86

IMC\_GPIO87

IMC\_GPIO88

IMC\_GPIO89

IMC\_GPIO90

IMC\_GPIO91

IMC\_GPIO92

IMC\_GPIO93

IMC\_GPIO94

IMC\_GPIO95

IMC\_GPIO96

IMC\_GPIO97

IMC\_GPIO98

IMC\_GPIO99

IMC\_GPIO100

IMC\_GPIO101

IMC\_GPIO102

IMC\_GPIO103

IMC\_GPIO104

IMC\_GPIO105

IMC\_GPIO106

IMC\_GPIO107

IMC\_GPIO108

IMC\_GPIO109

IMC\_GPIO110

IMC\_GPIO111

IMC\_GPIO112

IMC\_GPIO113

IMC\_GPIO114

IMC\_GPIO115

IMC\_GPIO116

IMC\_GPIO117

IMC\_GPIO118

IMC\_GPIO119

IMC\_GPIO120

IMC\_GPIO121

IMC\_GPIO122

IMC\_GPIO123

IMC\_GPIO124

IMC\_GPIO125

IMC\_GPIO126

IMC\_GPIO127

IMC\_GPIO128

IMC\_GPIO129

IMC\_GPIO130

IMC\_GPIO131

IMC\_GPIO132

IMC\_GPIO133

IMC\_GPIO134

IMC\_GPIO135

IMC\_GPIO136

IMC\_GPIO137

IMC\_GPIO138

IMC\_GPIO139

IMC\_GPIO140

IMC\_GPIO141

IMC\_GPIO142

IMC\_GPIO143

IMC\_GPIO144

IMC\_GPIO145

IMC\_GPIO146

IMC\_GPIO147

IMC\_GPIO148

IMC\_GPIO149

IMC\_GPIO150

IMC\_GPIO151

IMC\_GPIO152

IMC\_GPIO153

IMC\_GPIO154

IMC\_GPIO155

IMC\_GPIO156

IMC\_GPIO157

IMC\_GPIO158

IMC\_GPIO159

IMC\_GPIO160

IMC\_GPIO161

IMC\_GPIO162

IMC\_GPIO163

IMC\_GPIO164

IMC\_GPIO165

IMC\_GPIO166

IMC\_GPIO167

IMC\_GPIO168

IMC\_GPIO169

IMC\_GPIO170

IMC\_GPIO171

IMC\_GPIO172

IMC\_GPIO173

IMC\_GPIO174

IMC\_GPIO175

IMC\_GPIO176

IMC\_GPIO177

IMC\_GPIO178

IMC\_GPIO179

IMC\_GPIO180

IMC\_GPIO181

IMC\_GPIO182

IMC\_GPIO183

IMC\_GPIO184

IMC\_GPIO185

IMC\_GPIO186

IMC\_GPIO187

IMC\_GPIO188

IMC\_GPIO189

IMC\_GPIO190

IMC\_GPIO191

IMC\_GPIO192

IMC\_GPIO193

IMC\_GPIO194

IMC\_GPIO195

IMC\_GPIO196

IMC\_GPIO197

IMC\_GPIO198

IMC\_GPIO199

IMC\_GPIO200

IMC\_GPIO201

IMC\_GPIO202

IMC\_GPIO203

IMC\_GPIO204

IMC\_GPIO205

IMC\_GPIO206

IMC\_GPIO207

IMC\_GPIO208

IMC\_GPIO209

IMC\_GPIO210

IMC\_GPIO211

IMC\_GPIO212

IMC\_GPIO213

IMC\_GPIO214

IMC\_GPIO215

IMC\_GPIO216

IMC\_GPIO217

IMC\_GPIO218

IMC\_GPIO219

IMC\_GPIO220

IMC\_GPIO221

IMC\_GPIO222

IMC\_GPIO223

IMC\_GPIO224

IMC\_GPIO225

IMC\_GPIO226

IMC\_GPIO227

IMC\_GPIO228

IMC\_GPIO229



IMC\_GPIO230

IMC\_GPIO231

IMC\_GPIO232

SATA PORT 0,1,2,3  
can support AHCI  
mode

PLACE SATA AC COUPLING  
CAPS CLOSE TO SB600



SATA PORT 4,5 are  
only support IDE  
mode

**NOTE:**  
R361 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK



PLVDD\_SATA--  
SATA PLL  
POWER

+3V -- R382 10K/F 4 --> AA11


+1.2V\_PLLVDD\_SATA

+3V\_XTLVDD\_SATA --> W12

XTLVDD\_SATA-- SATA  
crystal power



SI-2 modified for SATA LED fail issue




SATA PWR

SERIAL ATA


HW MONITOR

SB700


SB700  
Part 2 of 5



IF THERE IS NO IDE, TEST  
POINTS FOR DEBUG BUS  
IS MANDATORY



AVDD--H/W monitor  
Analog power



ID4	ID3	ID2	ID1	ID0	
X	X	X	0	0	UMA
X	X	X	0	1	discrete
X	X	X	X	X	
X	X	X	X	X	



PROJECT : QT8  
Quanta Computer Inc.






OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


It must ready refore RSMRST#

### REQUIRED STRAPS



	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
<b>PULL HIGH</b>	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	IMC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT
<b>PULL LOW</b>	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT

internal have pull Hi 10K , confirm AMD ward this pull Hi not need




SI-2 Modified -R599 change from 10kohm to 2.2kohm for fix system can not boot

TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

### DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

NB\_PWRGD\_IN: RS780/RX780 = 1.8V; RS740 = 3.3V Do NOT share it with SB\_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)

SI-2 modified -- confirm AMD R563 need to stuff



NB/SB POWER GOOD CIRCUIT


AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353  
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5



PROJECT : QT8  
Quanta Computer Inc.



IC CTRL (632P) 216-0707001-00 (BGA)  
VGA P/N : AJ070700T00




POWER  
+PCIE\_VDDR=1.2V  
+VDD\_MEM1.8V=1.8V  
+VGA\_CORE=1.0~1.1V - M62S,M71S  
0.95~1.1V - M72S

VGA Core BPP  
VGA Core VDDC




+1.8V PCIE\_VDDR  
+1.8V PCIE\_PVDD  
+1.8V VDDR1

3.3V\_Delay VDDR3




PROJECT : QT8  
Quantia Computer Inc.






### CONFIGURATION STRAPS

PIN	DESCRIPTION OF DEFAULT SETTINGS	M82-S
GPIO0	PCIE FULL TX OUTPUT SWING	0
GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
GPIO5	Allows either PCIe 2.5GT/s or 5GT/s operation	REV
VIP3	ENABLE HD AUDIO ( M8X-M )	1
GPIO8	ENABLE HD AUDIO ( M82-S )	1
HSYNC	ENABLED HDMI	1



### Memory Aperture size


GPIO9 BIOSROM	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0
0	256M	0	1
0	64M	0	0
0	32M	0	1
0	512M	1	0
0	1G	1	1
0	2G	1	0
0	4G	1	1




It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.




**PROJECT : QT8**  
Quanta Computer Inc.





VDDR1-- I/O power for the memory interface on M82 1.8 V ± 5%



VDD\_CT -- Level translation between core and I/O, excluding memory receivers. 1.8 V ± 5%




VDD\_R3 --IO power for 3.3 V pins (e.g. GPIO's). 3.3 V ± 5%



27,35,38,42,43,44 MAINON

23,35,38,39,41,42 HWPG




VDD\_R4 -- Power for DVPPDATA [23:12] - external TMS or GPIO; corresponds to DV0A\_MSB\_VMODE register bit; '1' - 3.3 V(default); '0' - 1.8 V; 1.8 V ± 5% or 3.3 V ± 5%


VDD\_R5 -- Power for DVP control pins (DVPCNTL [0-2] and DVPCCLK) and DVPPDATA [11:0] - external TMS or GPIO; corresponds to DV0A\_LSB\_VMODE register bit; '1' - 3.3 V(default); '0' - 1.8 V; 1.8 V ± 5% or 3.3 V ± 5%

VDDRHR\_1 & VDDRHR\_2 --Dedicated power pins for memory clock pads for each channel. Should have the same voltage level as VDDR1.


PCIE\_VDDR--PCI-E I/O power. 1.8 V ± 5%








+1.1V PCIE\_VDDC



VDDC+VDDCI 0.95-1.1V(15A peak) (Ripple < 87.2mV) +VGA\_CORE



VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (± 5%)





VDDCI--Isolated (clean) core power for the I/O logic. Voltage level should match that of VDDC. POWER Same as VDDC

BBP -- Connect to VBBP back bias regulator / generator. If back bias is not used, connect directly to VDDC.

Back Bias Enabled: (GPIO\_21\_BB\_EN = 3.3 V): 1.5 V or 1.8 V



Back Bias Disabled: (GPIO\_21\_BB\_EN = 0 V): VDDC

+VGA\_CORE -- SI-1 modified -- ADD power play function




PROJECT : QT8  
Quanta Computer Inc.

Size Custom	Document Number M7X/M8X_Power_and_NC	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 20 of 45	



A\_BA2 22





SI-1 modified --  
for support  
1Gbit VRAM ( 64M  
x 16 )






**PROJECT : QT8**  
Quanta Computer Inc.

Size B	Document Number <b>M7X/M8X/MEM_Interface</b>	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 21	of 45

### DDR2 BGA MEMORY




- 21 QSA[7..0] QSA[7..0]
- 21 QSA#[7..0] QSA#[7..0]
- 21 DOMA#[7..0] DOMA#[7..0]
- 21 MDA[63..0] MDA[63..0]
- 21 MAA[12..0] MAA[12..0]
- 21 A\_BA0 A\_BA0
- 21 A\_BA1 A\_BA1





#### DDR2 BGA MEMORY

	<b>PROJECT : QT8</b>		Rev 1A
	Quanta Computer Inc.		
Size C	Document Number	M7X/M6X/VRAM_A0,A1	
Date: Tuesday, February 19, 2008		Sheet	22 of 45














**Note:**

SD/MMC	MS	XD
SP1	SD WP	XD_CD#
SP2	SD CD#	
SP3	SD DAT1	XD D4
SP4	MS BS	XD D5
SP5	MS D1	XD D6
SP6	SD DAT0	MS D0
SP7	SD DAT0	MS D0
SP8	SD DAT7	MS D2
SP9	MS INS#	
SP10	SD DAT6	MS D3
SP11	SD CLK	MS SCLK
SP12	SD DAT5	XD D0
SP13	SD DAT4	XD WP#
SP14		XD R/#
SP15	SD DAT3	XD WE#
SP16	SD DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE






D3E :  
 mode 1 : when card device insert can wake up card reader chip  
 mode 2 : need to use pin16 to wake up card reader device

D3E\_WAKEN pin : out put low lms can wake up system when system into D3E mode 2

SI-2 modified - for Jmicron updae

D3E\_WAKEN pin : out put Hi into D3E mode  
 out put low normal mode


Q69 for power leakage concern

		<b>PROJECT : QT8</b>	
		Quanta Computer Inc.	
Size B	Document Number	Rev 1A	
	<b>JMB380 Controller/1394</b>		
Date: Tuesday, February 19, 2008	Sheet 26	of 45	







SI-2 Modified -- remove C621/C623

LIN-,RIN- and LIN+,RIN+ swap for BOBO noise on PV




PV-1 Modified --R383 , R373 change from 20Kohm to 0 ohm for Volume too low issue



## INT. SPEAKER

$V_{rms} = V_{pp} / 2 \sqrt{2}$   
 $Power = (V_{rms})^2 / R$   
 QT8 speaker -- 3.2ohm / 2W




R386, R310 change to SHORT-1A on PV

## 6017A2 Gain Table


GAIN0	GAIN1	AV	RIN
0	0	6dB	90K
0	1	10dB	70K
1	0	15.6dB	45K
1	1	21.6dB	25K

## PC-BEEP




## MUTE\_LED


Low --> un-MUTE  
 High --> Mute



## Acceleration sensor





SGT-LIS302DLTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low




**PROJECT : QT8**  
 Quanta Computer Inc.



Modem CONN



LED PWR CONTROL




Del R380  
Change R381 to 100  
Add R766, R817, R818,  
R819  
LED PWR control no-stuff  
on PV



PROJECT : QT8  
Quanta Computer Inc.

Size Custom	Document Number MDC1.5 Con Accelerometer/LED	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 29 of 45	

# BLUETOOTH





SI-2 Modified footprint -- for ME change pitch for 1.25mm to 1.0mm

# For Discrete Touch-Screen




# USB CAMERA CONNECT



$$V_{out} = 1.25 (1 + R1/R2)$$


# USB Fingerprint CON




1. ESD GND
2. SYSTEM GND
3. USB-
4. USB+
5. USB PWR(+3V)

# LEFT SIDE USBX1 and E-SATA/USB COMBO

30





# RIGHT SIDE USBX2




	<b>PROJECT : QT8</b> Quanta Computer Inc.	
	Size Custom Document Number <b>BT/WEBCAM/FT/USBX4/ESATA</b>	Rev 1A
NBS/RD5 Date: Tuesday, February 19, 2008	Sheet 30 of 45	





**Power domain chart**

	RTL8111B / RTL8101E	RTL8111C RTL8102E
LANVCC	3.3V	3.3V
LAN_D1.8	1.8V	1.2V
LAN_A1.8	1.8V	1.2V
LAN_D1.5	1.5V	1.2V




**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>LAN Power</b>	Rev 1A
Date: Tuesday, February 19, 2008 Sheet 32 of 45		




# SATA CD-ROM


SI-2 Modified footprint -- Modify 12/27




Del L90 direct on PV




SI-2 Modified footprint -- Modify 固定孔 Size as SMT request



+5V: 2 A (4 Pin)  
+3V: 2 A (4 Pin)  
Gnd: (5 Pin)




Del R578 direct on PV





# NEWCARD

SI-1 modified -- change footprint CN17 #31,32 as ME request for Hole pad change



R258 SI-2 remove -- internal pull hi




2A  
1A


Del R790, R791, R792, R793 for RF on PV

SI-2 modified for add Pin 21-25 as U25 Thermal pad tied to Gnd

R5538 NEW CARD POWER SWITCH	
pin name	pull hi/low
CPPE#	internal pull up to AUXIN
SYSRST#	internal pull up to AUXIN
CPUSB##	internal pull up to AUXIN
PERST#	a logic level power good
SHDN#	internal pull up to AUXIN
RCLKEN	internal pull up to AUXIN
OC#	over current status
STBY#	internal pull up to AUXIN






SI-2 modified -- EPRESS\_PLTRST# is 3VS5 power rail, Maybe can remove NAND GATE



# NEWCARD (PCIEXPRESS\*1 + USB\*1)

33




follow AMD schematic


**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>NEW CARD/SATA ODD/SATA HDD</b>	Rev 1A
Date: Tuesday, February 19, 2008 Sheet 33 of 45		

# POWER BUTTON CONNECT




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND




SI-2 Modified  
-- net swap for  
layout concern

## KEYBOARD PULL-UP



KB CONN  
gb1rf240-1253-7f-24p-1

# CAP SW CONNECT




1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP\_INT
5. GND
6. NUM LOCK LED
7. +5V
8. ESB\_CLK
9. ESB\_DAT

PV modified:  
CN8 update type  
Add L57, L77, C904, C621 for ESB  
Del R104, R103


Del R770 on PV

SI-2 Modified 12/27



- 1.LEDVCC
- 2.LEDVCC
3. NC
4. GND




SI-2 Modified



**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>LED/KEYBOARD/SW</b>	Rev 1A
Date: Tuesday, February 19, 2008 Sheet 34 of 45		

Change U9 layout footprint to LQFP128-16X16-4-A1



SI-2 for fix cpu vcore  
CPU\_SVID 40

SI-2 Modified for hp request

Pin 17 (GPIO0B) ==> assigned for ESB\_CLK / Pull high 4.7K  
Pin 18 (GPIO0C) ==> assigned for ESB\_DAT / Pull high 4.7K

LAN\_RESET# move to Pin 25  
pin 18 (SWI#1) move to Pin 31

reserved for H/W CIR  
Del R256 for TP on PV  
SI-2 ADD R256 for H/W CIR

SB780 internal have pull hi

SI-1 modified -- change vaule

UMA BOM missing

change D11 type for PV

SI-2 modified for avoid AD\_ID noise

change D12, D16 to RB500 for current loss

SB internal pull Hi 10k to 3v\_s5

change D11 type for PV

Blue LED change to 100K ohm pull low on PV

Del R246, R254 direct on PV

SST AKE5GFK0Z09 1M byte SPI BIOS

RES CHIP 64.9K 1/16W +-1%(0402) WINBOND AKE3GFP0N08

RES CHIP 33.2K 1/16W +-1%(0402) PME AKE3GZP0500


EON AKE3GZP0Q00

**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>KB3926/ROM/TP</b>	Rev 1A
Date: Tuesday, February 19, 2008		Sheet 35 of 45


### Mini PCI-E Card 1 WLAN

SI-2 modified --Change Library to MIPCI-C-1775861-52P-LDV-QT6




### Mini PCI-E Card 2 TV tuner card

Del EC\_debug2 for CAP board update on PV








SI-2 modified --Change Library to MIPCI-P04-FJ504-170-52P-QT6




 <p>NBS/RD5</p>	<p><b>PROJECT : QT8</b> Quanta Computer Inc.</p>	
	<p>Size Custom</p>	<p>Document Number <b>Mini CARD X 3</b></p>
<p>Date: Tuesday, February 19, 2008</p>		<p>Sheet 36 of 45</p>

# CABLE DOCK

support 6A 200mils  
CX000480005



# CPU FAN



	<b>PROJECT : QT8</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number <b>CABLE DOCKING/FAN</b>	Date: Tuesday, February 19, 2008
NB5/RD5	Sheet 37 of 45	Date: Tuesday, February 19, 2008	

# DC/DC +3VPCU/+ 5VPCU/ +12VALW

+3V 2,3,5,6,7,10,11,12,13,14,15,16,18,20,23,24,25,26,27,28,29,30,31,33,35,36,37,39,43

TON: 5V / 3.3V  
GND = 400 / 500KHz  
REF = 400 / 300KHz  
VCC = 200 / 300KHz


- +5VPCU 27,28,34,35,39,40,41,42,43
- +3VPCU 5,12,23,29,30,34,35,37,40,41,42,44
- +3VSUS 13,25,30,36,39,41,43
- +3VS5 5,7,12,13,14,15,16,23,26,33,43
- +5VSUS 23,30,35,37,43
- +5V 5,15,20,23,24,25,27,28,29,30,33,36,37,39,42,43
- +LANVCC

5 Volt +/- 5%  
**+5VPCU**  
C/C: 8A  
P/C: 10A

3.3 Volt +/- 5%  
**+3VPCU**  
C/C: 8A  
P/C: 10A

$V_{out} = 0.7(Ra + Rb) / Rb$   
Rb around 49.9k

$I_{lim} * MOSFET (RDSON) = V_{ILIM} (mV) / 10$   
 $V_{ILIM} (mV) = 5uA * R_{ILIM}$



Place these CAPs close to FETs

Place these CAPs close to FETs

SI-1 Modified - ECAP6\_3X6\_1-7\_2-QT8

SI-1 Modified - ECAP6\_3X6\_1-7\_2-QT8

SI-1 Modified - ECAP6\_3X6\_1-7\_2-QT8

**+3V**  
6.76A  
S0-S1

**+3VS5**  
0.5A  
S0-S5

**+3VSUS**  
1.84A  
S0-S3

**+5VSUS**  
4.5A  
S0-S3

**+5V**  
4.31A  
S0-S1


**+LANVCC**  
0.27A

	<b>PROJECT : QT8</b> Quanta Computer Inc.		
	Size: Custom	Document Number: <b>+5V/+3V(ISL6237)</b>	Rev: 1A
	Date: Tuesday, February 19, 2008	Sheet: 38 of 45	

$$T_{on} = 3.85p * R_{TON} * V_{OUT} / (V_{IN} - 0.5)$$

$$Frequency = V_{out} / (V_{IN} * T_{ON})$$

**+1.2V**  
**12A (4.3A+7.0A)**  
**S0-S1**



- +1.1V 9,10,11,18,20,43
- +1.2V 2,3,11,12,14,15
- +1.1V\_DYN 11

DYN_PWR_EN	High	Low
+1.1V_DYN	1.0	1.1



**PROJECT : QT8**  
 Quanta Computer Inc.



Size B	Document Number <b>+1.2V &amp; +1.1V(RT8204)</b>	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 39	of 45

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

SI-2 for fix cpu vcore



Reserve for uni-plane

- +VCORE0 5
- +VCORE1 5
- +CPUVDDNB5




+2.5V 3  
+1.8VSUS 3,4,5,6,7,40,42,43

**+1.8VSUS**  
**23.65A**  
**S0~S3**



$Ra = (V_{out} - 0.75) / 0.75 * Rb$   
Rb value from 100K to 300K ohm

$I_{lim(Valley)} = 10\mu A * R_{ILIM} / R_{DS\_ON}$   
For OCP set.



**+0.9VSMVT**  
**2.25A**  
**S0~S3**

**+2.5V**  
**0.25A**  
**S0~S1**



Mode	Discharge Mode
V5IN	No discharge
VDDQ	Tracking discharge
Gnd	Non-tracking discharge

$V\_TRIP(mV) = R\_TRIP(Kohm) * 10(\mu A)$   
 $I\_OCP = V\_trip / R_{ds\_on} + I\_Ripple / 2$

VDDQSET	VDDQ(V)	VTTREF and Vtt	Note
GND	2.5	$V\_vddqsns / 2$	DDR
V5IN	1.8	$V\_vddqsns / 2$	DDR2
FB	adjustable	$V\_VDDQSNS / 2$	$1.5V < VDDQ < 3V$




**PROJECT : QT8**  
Quanta Computer Inc.


ATI M82-SE

-  +VGA\_CORE5,18,20
-  +1.2V\_S5 15
-  +1.5V 33,36

	PWRCNTL1	PWRCNTL0	V-CORE
H	0	0	1.1V
M	0	1	1.0V
M	1	0	1.0V
L	1	1	0.9V




**+VGA\_CORE**  
**9.4A**  
**S0~S1**





+VGA\_CORE 5,18,20  
 +VGA\_CORE 5,18,20  
**SI-1 Modified -ECAP6\_3x6\_1-7\_2-QT8**

**+1.2V\_S5**  
**0.5A**  
**S0~S5**



**+1.5V**  
**2.0A**  
**S0~S1**


+1.5V 33,36









 NBS/RDS	<b>PROJECT : QT8</b> Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number <b>VGA PWR OZ8118/1.2V_S5/+1.5</b>	



*For Discrete Only*







**PROJECT : QT8**  
Quanta Computer Inc.

Size Custom	Document Number <b>Power control</b>	Rev 1A
Date: Tuesday, February 19, 2008   Sheet 45 of 45		