

S-SERIES 2009

INVICTA (Intel-Discrete)

MV Build (A03) - Final

2009.03.18

DATE	CHANGE NO.	REV


DRAWER	EE	DATE	POWER	DATE	INVENTEC		
DESIGN							
CHECK							
RESPONSIBLE							
TITLE					<i>INVICTA Cycle1</i>		
SIZE =	3	VER :					
FILE NAME :	XXXX-XXXXXX-XX			SIZE	CODE	DOC. NUMBER	REV
P/N	XXXXXXXXXXXX			A3	CS	J310A22527-0-MTR	A03
					SHEET	1	OF 54

Table Of Contents


Page	Page	Page
5- DC & Battery Charger & OCP.	15- Clock Generator.	36- Power, LID, APP SW/B.
6- Select & Battery CONN.	16- CPU Penryn-1.	37- HDD & ODD,Accelerometer,15" ODD EXT/B.
7- System Power (+V3A/+V5A).	17- CPU Penryn-2.	38- USB CONN.
8- System Power (+V1.8/+VCCP) .	18- CPU Penryn-3.	39- KBC, BIOS ROM, Debug Port.
9- Graphic Power (+VDD_CORE & +VPCIE).	19- XDP & Thermal & Fan.	40- Internal Keyboard & TouchPad CONN.
10- System Power (+V1.5S) .	20- N/B Cantiga-1.	41- Audio CODEC & Earphone & Speaker.
11- CPU Power (+VCC_CORE).	21- N/B Cantiga-2.	42- Audio MIC & MDC CONN.
12- DDR Termination Voltage(+V0.9S).	22- N/B Cantiga-3.	43- Giga LAN controller.
13- Power (Sleep: +V5S/+V3S/+V1.8S).	23- N/B Cantiga-4.	44- Magnetic & RJ45 CONN.
14- Power (Sequence).	24- N/B Cantiga-5.	45- Mini Card(WLAN/WWAN), BT.
	25- N/B Cantiga-6.	46- New Card & 4 in 1 Card (SD/MMC/MS/XD).
	26- DDR2-DIMM0.	47- LEDs, TCM CONN.
	27- DDR2-DIMM1.	48- Screws, Crack testing circuit.
	28- DDR2-Termination.	49- AMD M92S2-1.
	29- VGA CONN.	50- AMD M92S2-2.
	30- LCD,WebCam,HDMI CONN.	51- AMD M92S2-3.
	31- S/B ICH9-1.	52- AMD M92S2-4.
	32- S/B ICH9-2.	53- Video RAM-1 (DDR2).
	33- S/B ICH9-3.	54- Video RAM-2 (DDR2).
	34- S/B ICH9-4.	
	35- S/B ICH9-5.	

INVENTEC

TITLE INVICTA Cycle1			
Contents			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03
CHANGE by		DRAWER Name	17-Mar-2009
SHEET		2	OF 54




INVENTEC			
TITLE INVICTA Cycle1			
SIZE A3	CODE CS	DOC. NUMBER 1310A22527-0-MTR	REV A03
CHANGE by Drawer Name		17-Mar-2009	SHEET 3 OF 54



INVENTEC


TITLE *INVICTA Cycle 1*

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03




- Layout Rule**
- 1>Noisy driver(BST, SW node, DH & DL) keep trace short and wide
 - 2>Don't route sensitive signal(Current&Voltage Sense, FB, REF, AGND...) close noisy driver area
 - 3>Layout Kelvin sense as a differential pair to device
 - 4>Layout Vout sense connect to output terminal(c2o)
 - 5>Place Cap. and filter close to IC(p2u)


INVENTEC			
TITLE: INVICTA Cycle1			
DC & Battery Charger			
SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22527-0-MTR	A03
CHANGE by		Drawer Name	17-Mar-2009
SHEET		5	OF 54



INVENTEC			
TITLE: INVICTA Cycle1			
Selector & Battery CONN & Extend/B			
SIZE: A3	CODE: CS	DOC NUMBER: 1310A22527-0-MT	REV: A03
CHANGE by: <i>Drawer Name</i>		17-Mar-2009	
SHEET: 6		OF: 54	




INVENTEC			
TITLE: INVICTA Cycle 1			
System Power(+V5A/+V3A)			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MT	R03
CHANGE by		Drawer Name	17-Mar-2009
SHEET		7	OF 54



INVENTEC

TITLE			
INVICTA Cycle 1			
System Power(+V1.8/+VCCP)			
SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22527-0-MTR	A03




INVENTEC

TITLE **INVICTA Cycle1**
Graphic Power (+VDD_CORE & +VPCIE)

SIZE A3	CODE CS	DOC NUMBER I310A22527-0-MTR	REV A03
----------------	----------------	------------------------------------	----------------

CHANGE by *Drawer Name* 17-Mar-2009


SHEET 9 OF 54



INVENTEC

TITLE **INVICTA Cycle1**
System Power (+V1.5S)

SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22527-0-MTR	A03




INVENTEC

TITLE **INVICTA Cycle1**
DDR Termination Voltage (+V0.9S)

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MT	RA03

CHANGE by *Drawer Name* 17-Mar-2009 SHEET 12 OF 54




INVENTEC

TITLE **INVICTA Cycle 1**
 Power (Sleep: +VSS/+V3S/+V1.8S)


SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22527-0-MT	R03

CHANGE by *Drawer Name* 17-Mar-2009

SHEET 13 OF 54



FSA	FSB	FSC	FSB CLOCK FREQUENCY	HOST CLOCK FREQUENCY
1	1	0	667	166
0	1	0	800	200
0	0	0	1067	266



*CLKREQ# pin controls SRC Table.


CR#_A	Byte5:bit7=0 (PWD), disable CR#_A; enable CR#_A	Byte5:bit6=0 (PWD)	Byte5:bit6=1	CR#_3	Byte5:bit5=0 (PWD), disable CR#3; 1, enable CR#3
		SRC0			SRC3

CR#_4	Byte5:bit4=0 (PWD), disable CR#4; 1, enable CR#4	CR#_6	Byte5:bit3=0 (PWD), disable CR#6; 1, enable CR#6
			SRC6

CR#_7	Byte5:bit2=0 (PWD), disable CR#7; 1, enable CR#7
	SRC8
CR#_9	Byte5:bit1=0 (PWD), disable CR#9; 1, enable CR#9
	SRC9
CR#_10	Byte5:bit0=0 (PWD), disable CR#10; 1, enable CR#10
	SRC10
CR#_11	Byte6:bit7=0 (PWD), disable CR#11; 1, enable CR#11
	SRC11

ITP_EN=0
SRC8/SRC8#
ITP_EN=1
ITP/ITP#


27_Selet=0
LCD_SST 100MHz
27_Selet=1
27MHz non-spread clock




INVENTEC

TITLE: INVICTA Cycle1
Clock Generator

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03




INVENTEC			
TITLE INVICTA Cycle1 CPU Penryn-1			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03
SHEET		16	OF 54



Layout note: Zo=55 ohm,
0.5" max for GTLREF.


Place the capacitance close to the TEST3,TEST5 pin.
Make sure TEST3,TEST5 routing is reference
to GND and away from other noisy signals.


Close to CPU_COMP0, 2: 18milis.
Place the 1K series resistor on H_PWRGD_XDP without stub.




H_DPRSTP# topology

INVENTEC			
TITLE <i>INVICTA Cycle1</i>			
CPU Penryn-2			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03
CHANGE by		Drawer Name	17-Mar-2009
SHEET		17	OF 54





INVENTEC			
TITLE INVICTA Cycle1 XDP & Thermal & Fan			
SIZE A3	CODE CS	DOC. NUMBER I310A22527-0-MTR	REV A03
CHANGE by <i>Drawer Name</i>		17-Mar-2009	
SHEET 19		OF 54	




INVENTEC


TITLE: INVICTA Cycle1
N/B Cantiga-3

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

SHEET 22 OF 54



INVENTEC			
TITLE INVICTA Cycle1 N/B Cantiga-5			
SIZE A3	CODE CS	DOC NUMBER 1310A22527-0-MTR	REV A03
CHANGE by <i>Drawer Name</i>		17-Mar-2009	
SHEET 24		OF 54	



U23-9

AR48	VSS 1	AM16
AR48	VSS 2	AR16
AL48	VSS 3	F16
BR47	VSS 4	V16
AM47	VSS 5	F16
AM47	VSS 6	F16
A747	VSS 7	R16
AK47	VSS 8	AM15
MD47	VSS 9	AM15
AB47	VSS 10	Y15
Y47	VSS 11	V15
T47	VSS 12	V15
N47	VSS 13	BF14
L47	VSS 14	AM14
Q47	VSS 15	A214
BA16	VSS 16	AT14
BA16	VSS 17	BE14
AY46	VSS 18	W14
AV46	VSS 19	R14
AM46	VSS 20	A14
AM46	VSS 21	RG13
V46	VSS 22	BC13
R46	VSS 23	BA13
FA6	VSS 24	AV13
H46	VSS 25	AB13
FA6	VSS 26	AL13
BF44	VSS 27	AM13
AM44	VSS 28	AM13
AD44	VSS 29	P13
AM44	VSS 30	L13
T44	VSS 31	AB13
D44	VSS 32	R12
T44	VSS 33	K12
M44	VSS 34	F12
K44	VSS 35	C12
BC43	VSS 36	A11
AV43	VSS 37	AM11
AM43	VSS 38	F11
AM43	VSS 39	V11
J43	VSS 40	K11
C43	VSS 41	H11
AY42	VSS 42	F11
AT42	VSS 43	A11
AM42	VSS 44	RG10
AM42	VSS 45	BD10
AF42	VSS 46	BA10
AB42	VSS 47	AV10
N42	VSS 48	AT10
L42	VSS 49	AB10
BD41	VSS 50	AD10
AM41	VSS 51	AM10
AM41	VSS 52	AE10
AM41	VSS 53	AB10
AM41	VSS 54	F10
AM41	VSS 55	F10
Y41	VSS 56	K10
D41	VSS 57	R10
T41	VSS 58	V10
M41	VSS 59	C10
G41	VSS 60	BF10
R41	VSS 61	AM10
RG40	VSS 62	AT10
BB40	VSS 63	AM10
AV40	VSS 64	AA10
AM40	VSS 65	V10
R40	VSS 66	R10
R40	VSS 67	BE10
AT19	VSS 68	BD10
AM19	VSS 69	AB10
A219	VSS 70	AV10
AE19	VSS 71	AB10
N19	VSS 72	A219
L19	VSS 73	AC19
B19	VSS 74	V19
BB18	VSS 75	N19
BC18	VSS 76	V19
BA18	VSS 77	V19
AD18	VSS 78	G19
AB18	VSS 79	R19
AD18	VSS 80	BF19
AA18	VSS 81	AD19
Y18	VSS 82	AT19
Y18	VSS 83	AT19
F18	VSS 84	A219
F18	VSS 85	A219
F18	VSS 86	AE19
C18	VSS 87	AB19
BF17	VSS 88	A24
BB17	VSS 89	A24
AM17	VSS 90	E14
AT17	VSS 91	V24
AM17	VSS 92	A24
A217	VSS 93	A24
H17	VSS 94	E14
C17	VSS 95	BE13
BE16	VSS 96	AG13
BE16	VSS 97	V23
AK15	VSS 98	B23
AD15	VSS 99	A23

ITL_CANTIGA_FCBGA_1329P

U23-10

RG21	VSS 199	AM8
L12	VSS 200	Y8
AM21	VSS 201	LE8
AM21	VSS 202	BE8
AM21	VSS 203	BE8
AM21	VSS 204	VSS 300
AM21	VSS 205	VSS 301
AE44	VSS 206	VSS 304
AM21	VSS 207	A27
R21	VSS 208	VSS 306
RG1	VSS 209	VSS 307
Q21	VSS 210	VSS 308
Q21	VSS 211	VSS 309
BC20	VSS 212	VSS 310
BA20	VSS 213	VSS 311
AM20	VSS 214	VSS 312
AT20	VSS 215	VSS 313
A220	VSS 216	VSS 314
AG20	VSS 217	VSS 315
V20	VSS 218	VSS 316
R20	VSS 219	VSS 317
F20	VSS 220	VSS 318
F20	VSS 221	VSS 319
C20	VSS 222	VSS 320
A20	VSS 223	VSS 321
RG19	VSS 224	VSS 322
A19	VSS 225	VSS 323
BE19	VSS 226	VSS 324
BC17	VSS 227	VSS 325
AM17	VSS 228	VSS 326
AM17	VSS 229	VSS 327
R17	VSS 230	VSS 328
M17	VSS 231	VSS 329
H17	VSS 232	VSS 330
C17	VSS 233	VSS 331
BA16	VSS 235	VSS 332
AM16	VSS 237	VSS 333
AM16	VSS 238	VSS 334
N16	VSS 239	VSS 335
E16	VSS 240	VSS 336
E16	VSS 241	VSS 337
G16	VSS 242	VSS 338
R16	VSS 243	VSS 339
RG15	VSS 244	VSS 340
A15	VSS 245	VSS 341
A15	VSS 246	VSS 342
RG14	VSS 247	VSS 343
AM14	VSS 248	VSS 344
C14	VSS 249	VSS 345
RG13	VSS 250	VSS 346
BC13	VSS 251	VSS 347
BA13	VSS 252	VSS 348
AM13	VSS 255	VSS 351
F13	VSS 256	VSS 352
AM13	VSS 257	VSS 353
N13	VSS 258	VSS 354
L13	VSS 259	VSS 355
G13	VSS 260	VSS 356
R13	VSS 261	VSS 357
BF12	VSS 262	VSS 358
AT12	VSS 263	VSS 359
AM12	VSS 264	VSS 360
AM12	VSS 265	VSS 361
AM12	VSS 266	VSS 362
J12	VSS 267	VSS 363
A12	VSS 268	VSS 364
BD11	VSS 269	VSS 365
BB11	VSS 270	VSS 366
AT11	VSS 271	VSS 367
AM11	VSS 272	VSS 368
AM11	VSS 273	VSS 369
T11	VSS 275	VSS 371
H11	VSS 276	VSS 372
G11	VSS 277	VSS 373
C11	VSS 278	VSS 374
AM10	VSS 279	VSS 375
AT10	VSS 280	VSS 376
AT10	VSS 281	VSS 377
AT10	VSS 282	VSS 378
AM10	VSS 283	VSS 379
AM10	VSS 284	VSS 380
M10	VSS 285	VSS 381
BF2	VSS 286	VSS 382
BC2	VSS 287	VSS 383
AM2	VSS 288	VSS 384
AM2	VSS 289	VSS 385
AD2	VSS 290	VSS 386
BE2	VSS 291	VSS 387
B2	VSS 292	VSS 388
B2	VSS 293	VSS 389
BB2	VSS 294	VSS 390
AV2	VSS 295	VSS 391
AT2	VSS 296	VSS 392

ITL_CANTIGA_FCBGA_1329P


INVENTEC

TITLE: INVICTA Cycle1
N/B Cantiga-6


SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by: Drawer Name 17-Mar-2009


SHEET 25 OF 54





INVENTEC			
TITLE: INVICTA Cycle1 DDR2 DIMM0			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MT	A03
CHANGE by		Drawer Name	17-Mar-2009
SHEET		26	OF 54




INVENTEC			
TITLE INVICTA Cycle1 DDR2 DIMM1			
SIZE A3	CODE CS	DOC. NUMBER I310A22527-0-MT	REV A03
CHANGE by <i>Drawer Name</i>		17-Mar-2009	
SHEET 27		OF 54	



Layout notes : Place one Cap close to every 2 pull up resistor terminated to +V0.9S.



INVENTEC			
TITLE INVICTA Cycle1 DDR2 termination			
SIZE A3	CODE CS	DOC. NUMBER I310A22527-0-MTR	REV A03
CHANGE by <i>Drawer Name</i>		27-Sep-2003	
SHEET 28		OF 54	




	HSYNC	VSYNC
No audio function	0	0
Audio for DisplayPort & HDMI if dongle is detected	0	1
Audio for DisplayPort only	1	0
Audio for both DisplayPort & HDMI	1	1

INVENTEC

TITLE: **INVICTA Cycle1
VGA CONN**

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by: *Drawer Name* 17-Mar-2009 SHEET 29 OF 54




HDMI CONN

Web CAM

LCM & WebCam CONN

INVENTEC

TITLE: INVICTA Cycle1			
LCM, WebCam, HDMI CONN			
SIZE: A3	CODE: CS	DOC. NUMBER: I310A22527-0-MTR	REV: A03
CHANGE by: <i>Drawer Name</i>		DATE: 17-Mar-2009	SHEET: 30 OF 54




INVENTEC

TITLE **INVICTA Cycle1**
S/B ICH9-1


SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by *Drawer Name* 17-Mar-2009

SHEET 31 OF 54




INVENTEC			
TITLE <i>INVICTA Cycle1</i> <i>S/B ICH9-3</i>			
SIZE A3	CODE CS	DOC NUMBER <i>1310A22527-0-MTR</i>	REV A03
CHANGE by <i>Drawer Name</i>		17-Mar-2009	
SHEET 33		OF 54	




INVENTEC			
TITLE <i>INVICTA Cycle 1</i>			
S/B <i>ICH9-5</i>			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03
CHANGE by		Drawer Name	17-Mar-2009
SHEET		35	OF 54


PWR SW B/B CONN




Power Button




Quick Look Button




LID Switch



Quick Look LED



Power / Standby LED



- FIX5000
- FIX_MASK
- FIX5001
- FIX_MASK
- FIX5002
- FIX_MASK
- FIX5003
- FIX_MASK
- FIX5004
- FIX_MASK
- FIX5005
- FIX_MASK

Power & LID Switch Board


INVENTEC

TITLE *INVICTA Cycle1*
PWR, LID, APP SW/Bs

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by *Drawer Name* 17-Mar-2009


SHEET 36 OF 54



INVENTEC
 TITLE: INVICTA Cycle1
 USB CONN

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by: Drawer Name 17-Mar-2009 SHEET 38 OF 54




INVENTEC

TITLE: INVICTA Cycle1
KBC & BIOS ROM & Debug Port

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

SHEET 39 OF 54

CHANGE by Drawer Name 17-Mar-2009




For EMI

INVENTEC

TITLE: **INVICTA Cycle1**
Keyboard & TouchPad & B/B CONN

SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22527-0-MTKA03	

CHANGE by: *Drawer Name* 17-Mar-2009 SHEET 40 OF 54




	Install TPA6045	Install TPA6041
TPA6045	6019B0621901	NI
TPA6041	NI	6019B0386401
Q74	7002	NI
R624	10K	NI
R625	NI	0

INVENTEC


TITLE: **INVICTA Cycle1**
Audio CODEC & Earphone & Speaker

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by: *Drawer Name* 17-Mar-2009 SHEET 41 OF 54




INVENTEC			
TITLE INVICTA Cycle1			
Audio MIC & MDC CONN			
SIZE A3	CODE CS	DOC NUMBER I310A22527-0-MTR	REV A03
CHANGE by <i>Drawer Name</i>		17-Mar-2009	
SHEET 42		OF 54	






INVENTEC

TITLE *INVICTA Cycle1*
Magnetic & RJ45 CONN



SIZE A3	CODE CS	DOC. NUMBER 1310A22527-0-MTR	REV RA03
-------------------	-------------------	--	--------------------




INVENTEC			
TITLE: INVICTA Cycle1			
New Card & 4 in 1 Card (SD/MMC/MS/XD)			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22527-0-MTR	A03
CHANGE by		Drawer Name	17-Mar-2009
SHEET		46	OF 54




Battery Charge LED CONN



LED & SW B/B CONN



TCM CONN




INVENTEC

TITLE			
INVICTA Cycle1			
LEDs & TCM CONN			
SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22527-0-MTR	A03
CHANGE by		SHEET	
Drawer Name		47 OF 54	

17-Mar-2009

8



For crack test.

INVENTEC

TITLE *INVICTA Cycle1*
Screws, Crack testing circuit

SIZE CODE DOC NUMBER REV
A3 CS 1310A22527-0-MTR A03

SHEET 48 OF 54

CHANGE by *Drawer Name* 17-Mar-2009

STRAPS	PIN	Description of default settings	
TX_PWRS_ENB	GPIO0	PCIE full TX output swing.	1
TX_DEEMPH_EN	GPIO1	PCIE transmitter de-emphasis enabled.	1
BIF_DEBUG_ACCESS	GPIO4	Debug signals muxed out.	0
ROMIDCFG(0:3)	GPIO[11:13,9]	Memory aperture type	X X X X

X = DESIGN DEPENDANT
 0 = DO NOT INSTALL RESISTOR
 1 = INSTALL 10K RESISTOR


Table 1


GPIO_13	GPIO_12	GPIO_11	For DIS-GDDR2
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

POW_SW1	POW_SW0	+VDD_CORE
0	0	1.0V
0	1	0.95V
1	0	0.9V

Table 2

For DIS-VRAM DDR2				
MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	vendor
0	0	0	1	Samsung (512MB)
0	0	1	0	Qimonda (512MB)
0	0	1	1	Hynix (512MB) (Default)






INVENTEC

TITLE: INVICTA Cycle1
GPU_AMD-M92S2-4

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

SHEET 52 OF 54




INVENTEC

TITLE: **INVICTA Cycle1**
Video RAM (DDR2) -1

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22527-0-MTR	A03

CHANGE by: *Drawer Name* 17-Mar-2009

SHEET 53 OF 54



INVENTEC			
TITLE INVICTA Cycle1 Video RAM (DDR2) -2			
SIZE A3	CODE CS	DOC. NUMBER I310A22527-0-MTR	REV A03
CHANGE by <i>Drawer Name</i>		17-Mar-2009	
SHEET 54		OF 54	