

# *JM3 Power-up Sequence*

- 1. To know JM3 Power-Up Sequence.*
- 2. More easy to find out the root-cause if system Lock-Up of No-Power.*
- 3. To realize each step before BIOS is working.*
- 4. Summarized preliminary Power-Up sequence diagram.*
- 5. Power-up sequence after POWER\_SW# in the Nutshell.*



**Binchuan:**


(1).ADP-IN

(2).+DC\_IN

(3).DC\_IN+

Schematic page 29

# ADAPTER-IN(P29)



**Binchuan:**

**H : High Level.**

**L : Low Level**

And so on.

**ADP-IN (1)**

**+DC\_IN (2)**

**DC\_IN+ (3)**

**H**

**H**

**H**

**Binchuan:**


(4). DC\_IN+ to SDC\_IN+

Schematic page 37

# SDC\_IN+(P31)

**H**  
**DC\_IN+**

**SDC\_IN+(4)**




Adress : 12H

**Binchuan:**

(5). SDC\_IN+ to PWR\_SRC

Schematic page 36




# PWR\_SRC(P36)



**Binchuan:**

+RTCSRC supply +RTC\_PWR5V  
and +RTC\_PWR3\_3V


# +RTCSRC(P41,43)



**Binchuan:**

ACAV\_IN will be generated after +RTC\_PWR5V.

# ACAV\_IN(P37)



**Binchuan:**

ACAV\_IN generate to notice SIO about Adaptor(Present).


**Binchuan:**

MAX1999 use LDO to output +5VALW&+3VALW while U50 pin 17(VCC) has Power Source and Pin 6 is at Logic H.

**+3VALW&+5VALW(P41)**

PWR\_SRC

THERM\_STP#





**Binchuan:**

(6).As soon as +RTC\_PWR3\_3V on, then RTCRST# will be from Low to High.  
(Reset CMOS)

# RTCRST#(P9)


+RTC\_PWR3\_3V

VCCRTC

**Binchuan:**

CLK\_32KX1/X2 must be generated, it's for RTCCLK units(ICH4) using to generate SLP\_S3# & SLP\_S5#.

OSCILLATION




ICH4

**Binchuan:**

(A).POWER\_SW# generate the POWER\_SIO#, and If MACALLEN(SIO) is alive then it'll assert SUN\_ON to MAX1999 (3/5VSUS

# POWER\_SW#(P41,P2

1)




POWER\_SW#

H-L-H

POWER\_SIO#

H-L-H



SUS\_ON

H-L-H

MACALLEN(SIO)

8051 GPIO

LPC GPIO


FDD

COM1

**Binchuan:**

**THERM\_STP# is OD and will be generated its function after +3VSUS.**

# MAX1999(P41)



**Binchuan:**


**With respect of MAX1999, the SHDN# pin need to at Logic 'H' and Enable ON3 & ON5 from SUS\_ON signal to generate 3/5/12V.**

**Binchuan:**

**SUS\_ON turn on +3/5VSUS power.**

**While MAX1999 stable then it generate SUSPWROK\_5V.**



# 3/5/12V(P41)



**Binchuan:**

**+3VSUS THERM\_STP# at Logic 'H'.  
Guardian Thermal IC control currently  
System Thermal status.**

# THERM\_STP#(P28)



Notes:

$$V_{set} = (T_p - 75) / 16$$

Where  $T_p = 75$  to  $106$  degree C

Set trip point =  $90$  degree C

$$V_{set} = (90 - 75) / 16 =$$

$0.9375$  V

Guardian temp-tolerance =  $\pm 3$  degree C


**Binchuan:**

While THERM\_STP# to be generated will cause MAX1999 force POWER **SHUT DOWN**.

## Binchuan:

When +5VSUS supply SC1486 then it'll generate +2\_5VSUS, SMDDR\_VTERM and 1.25V\_PWRGD & 2.5V\_PWRGD.


# 1.25V\_PWRGD(P40)



**Binchuan:**

(C). When +5VSUS supply MAX1715 then it'll generate +1.5VSUS,+2.5VSUS and 1715SUSOK.


# 1715PWROK(P42)



## Binchuan:

SUSPWROK\_5V as +3/5VSUS is ok. Then it will connect with AND-Gate with SUS\_ON then AND with 2.5V\_PWRGD to produce SUSPWROK.

# SUSPWROK(P35)





**Binchuan:**

RTC RST# inactive to SUSCLK running, SLP\_S3#, SLP\_S5# inactive.

# SLP\_S3#, SLP\_S5# (P09)

SUSPWROK

H

ICH4

SLP\_S3#  
SLP\_S5#

PM

ICH4


**Binchuan:**

RSMRST# used for resetting the resume power plane logic.

**Binchuan:**

Inactive SLP\_S3# signal detected by MACALLEN(SIO).

Logical Level **L**  $\rightarrow$  **H**.




**Binchuan:**


(D). SLP\_S3# generate RUN\_ON to turn on RUN Power plane.

P.S.: MACALLEN(SIO) ignore the SLP\_S5# signal


# RUN\_ON(P21)



# MAX1715 1.8V RUN(P39)




# RUN POWER(P44)



**Binchuan:**

RUNPWROK turns on CPU  
VCORE POWER.

# RUNPWROK(P35)






**Binchuan:**

SLP\_S3# & SLP\_S1\_G# inactive generate SLP\_S1# inactive, so it causes CK-408 active.

VTT\_PWRGD#(P12)

**Binchuan:**

Then VTT\_PWRGD# causes CK-408 pin-28 active to transmit All system clocks.(STP\_PCI#,STP\_CPU# can let system stop its Clock .)




**Binchuan:**

STP\_CLK# isn't working, it's ignored by its inner register of BIOS controlling from SMBus.

**Binchuan:**

RUNPWROK ↗ VHCORE  
↘ DELAY\_IMVP\_PWRGD.

# VHCORE, DELAY\_IMVP\_PWRGD(P38)




**Binchuan:**  
ISL6217 uses Two-Faces  
of VHCORE POWER



**Binchuan:**

(H). DELAY\_IMVP\_PWRGD access into ICH4 will generate PCIRST#(Low to High) **L to H**

# PCIRST#(P7,9)





**Binchuan:**

(I). PCIRST# access into GMCH to generate CPURST#.

# CPURST#(P4,5)

**Binchuan:**

PCIRST# inactive will occur CPURST# inactive.






**Binchuan:**

The Inner A0#~A2# value is 000.

FFFFFFF0 point to BIOS Entry-Point.

# The address of Entry-Point(P2)



**Binchuan:**

AGTL+ HUBLINK PCI/LPC to point BIOS address of Entry address.


**Binchuan:**

FLASH need VCC1\_PWROK# to reset, and FLASH Control Signal from MACALLEN(SIO).

# Remainder action of Power on(P25)

**Binchuan:**

VCC1\_PWROK# inactive while +3VALW assert.



**Binchuan:**

FLASH Control signals.

**Binchuan:**

FLASH connect with MACALLEN(SIO) by X-BUS. And SIO has some translated instructions to do its interpretation/ translation.

# Summary Sequence (1)

<b>Test Purpose:</b>		To record the timing sequence for the power rails.
<b>Overview of Procedure:</b>		Measure the timing of the power rails. The definition of these timing variables is given in the power sequencing document attached below this table.
<b>Timing Variable</b>	<b>Time</b>	<b>Comments</b>
T1	280us	Delay time form DC_IN+ to +RTCSRC
T2	-200us	Delay time form +RTCSRC to +RTC_PWR5V
T3	-184us	Delay time form +RTC_PWR5V to +RTC_PWR3_3V
T4	170us	Delay time form +RTC_PWR3_3V to +3VALW
T5	-80us	Delay time form +3VALW to +5VALW
T6	580us	Delay time form +5VALW to POWER_SIO#
T7	-454.2ms	Delay time form POWER_SIO# to SUS_ON
T8	-3.744us	Delay time form SUS_ON to AUXEN
T9	520us	Delay time form AUXEN to +3V_LAN
T10	-80us	Delay time form +3V_LAN to 12OUT
T11	30us	Delay time form 12OUT to +5VSUS
T12	10us	Delay time form +5VSUS to +3V_SRC
T13	46.8ms	Delay time form +3V_SRC to SUSPWROK_5V
T14	-46ms	Delay time form SUSPWROK_5V to +1.5VSUS
T15	-880us	Delay time form +1.5VSUS to 3VSUS_ON
T16	-80us	Delay time form 3VSUS_ON to +3VSUS
T17	860us	Delay time form +3VSUS to +2.5VSUS
T18	780us	Delay time form +2.5VSUS to SMDDR_VREF
T19	420us	Delay time form SMDDR_VREF to 2.5V_PWRGD
T20	157ms	Delay time form 2.5V_PWRGD to LAN_PWROK

# Summary Sequence (2)


T21	-127ms	Delay time form LAN_PEROK to SUSPWROK
T22	98ms	Delay time form SUSPWROK to RUN_ON
T23	290us	Delay time form RUN_ON to +2_5VRUN
T24	30us	Delay time form +2.5VRUN to +3VRUN
T25	-57us	Delay time form +3VRUN to +1.5VRUN
T26	110us	Delay time form +1.5VRUN to +5VRUN
T27	256us	Delay time form +5VRUN to SMDDR_VTERM
T28	1.372ms	Delay time form SMDDR_VTERM to 1.25V_PWRGD
T29	-1.728ms	Delay time form 1.25V_PWRGD to +1.8VRUN
T30	194us	Delay time form +1.8VRUN to 1715_1.5V_PWRGOOD
T31	8.86ms	Delay time form 1715_1.5V_PWRGOOD to RUNPWROK
T32	15.12us	Delay time form RUNPWROK to +12V
T33	940us	Delay time form +12V to +VCC1_2V_MCH
T34	-70us	Delay time form +VCC1_2V_MCH to CPU VTT
T35	410us	Delay time form CPU VTT to 1715PWROK
T36	9.79ms	Delay time form 1715PWROK to VCORE_PWRGOOD D

# Summary Sequence (3)


T37	9.2ms	Delay time form VCORE_PWRGOOD_D to DBR# and RESET_OUT#
T38	-10us	Delay time form DBR# and RESET_OUT# to IMVP_PWRGD
T39	-29.26ms	Delay time form IMVP_PWRGD to VTT_PWRGD#
T40	9.16ms	Delay time form VTT_PWRGD# to VHCORE
T41	28.88ms	Delay time form CPU VCC CPRE to DELAY_IMVP_PWRGD
T42	-7.16ms	Delay time form DELAY_IMVP_PWRGD to CK408 OUT PUT
T43	8.32ms	Delay time form CK408 OUT PUT to PCIRST#
T44	900us	Delay time form PCIRST# to CPURST#
T45	-28.86ms	Delay time form CPURST# to CPU VID
<b>Section Owner:</b>		
<b>Section Tester:</b>		
<b>Time To Complete:</b>		
<b>Date Finished:</b>	Dec/05/2002	




# The Procedure of Power-UP(1)




# The Procedure of Power-UP(2)



# The Procedure of Power-UP(3)



# The Procedure of Power-UP(4)



# Appendix. DAYTONA

