

Compal Confidential

NAWE5 Schematics Document

AMD Danube

Champlain Processor with RS880M/SB820/Park VGA




2010-04-29

LA5753 REV: 1.A

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
				Date: Tuesday, May 18, 2010	Sheet 1 of 48

Compal Confidential

Model Name : AMD Danube + Park



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
Document Number				Rev	
NAWE5 LA-5753P				1.A	
Date: Tuesday, May 16, 2010				ISheet 2 of 48	

<http://laptop.com>

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)	ON	OFF	OFF
+0.75VS	+0.75VS LDO power rail for DDR3 VTT	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	ClOCK
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	EMC1402-1 (CPU)	100_1100b	4CH
			EMC1412-A (GPU)	111_1100b	7CH
			TMP411C (GPU)	100_1110b	4EH
			EMC1403-2 (DDR,WWAN)	100_1101b	4DH

SB820

SM Bus 0 address

Device	Address	HEX	Device	Address
Clock Generator (SILEGO SLG8SP626)	1101 001Xb	D2		
DDR DIMM1	1001 000Xb	90		
DDR DIMM2	1001 010Xb	94		

EC SM Bus2 address

Device	Address	HEX

SB820

SM Bus 1 address

Device	Address

BOM Config

EXT CLK Mode:EXT@

INT CLK mode:INT@

UMA only SKU: UMA@

DIS ONLY (Park S3): DIS@

LAN GIGA: 8151@

CMOS@

BT@

3G@

S@

H@

LAN 100: 8152@

ESATA@

HDMI@+HDMI_UMA@

HDMI@+HDMI_DIS@



Express Card: EXP@

KB_LED: E7@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED IN CONNECTION WITH ANY PRODUCT OR SERVICE WITHOUT THE EXPRESS WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Date: Tuesday, May 18, 2010			Document Number	Rev
Date: Tuesday, May 18, 2010			NAWE5 LA-5753P	1.A
Date: Tuesday, May 18, 2010			Sheet 3 of 48	

[10] H_CADIP[0..15] H_CADIP[0..15]
 [10] H_CADIN[0..15] H_CADIN[0..15]

H_CADOP[0..15] H_CADOP[0..15] [10]
 H_CADON[0..15] H_CADON[0..15] [10]



H_CADIP0	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	H_CADOP0
H_CADIN0	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	H_CADON0
H_CADIP1	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	H_CADOP1
H_CADIN1	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	H_CADON1
H_CADIP2	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	H_CADOP2
H_CADIN2	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	H_CADON2
H_CADIP3	G1	L0_CADIN_H3	L0_CADOUT_H3	AA2	H_CADOP3
H_CADIN3	H1	L0_CADIN_L3	L0_CADOUT_L3	AA3	H_CADON3
H_CADIP4	J1	L0_CADIN_H4	L0_CADOUT_H4	W2	H_CADOP4
H_CADIN4	K1	L0_CADIN_L4	L0_CADOUT_L4	W3	H_CADON4
H_CADIP5	L3	L0_CADIN_H5	L0_CADOUT_H5	V1	H_CADOP5
H_CADIN5	L2	L0_CADIN_L5	L0_CADOUT_L5	L1	H_CADON5
H_CADIP6	L1	L0_CADIN_H6	L0_CADOUT_H6	U2	H_CADOP6
H_CADIN6	M1	L0_CADIN_L6	L0_CADOUT_L6	U3	H_CADON6
H_CADIP7	N3	L0_CADIN_H7	L0_CADOUT_H7	T1	H_CADOP7
H_CADIN7	N2	L0_CADIN_L7	L0_CADOUT_L7	R1	H_CADON7
H_CADIP8	N1	L0_CADIN_H8	L0_CADOUT_H8	AD4	H_CADOP8
H_CADIN8	F5	L0_CADIN_L8	L0_CADOUT_L8	AD3	H_CADON8
H_CADIP9	F3	L0_CADIN_H9	L0_CADOUT_H9	AD5	H_CADOP9
H_CADIN9	F4	L0_CADIN_L9	L0_CADOUT_L9	AC5	H_CADON9
H_CADIP10	G5	L0_CADIN_H10	L0_CADOUT_H10	AB4	H_CADOP10
H_CADIN10	H5	L0_CADIN_L10	L0_CADOUT_L10	AB3	H_CADON10
H_CADIP11	H3	L0_CADIN_H11	L0_CADOUT_H11	AB5	H_CADOP11
H_CADIN11	H4	L0_CADIN_L11	L0_CADOUT_L11	AA5	H_CADON11
H_CADIP12	K3	L0_CADIN_H12	L0_CADOUT_H12	Y5	H_CADOP12
H_CADIN12	K4	L0_CADIN_L12	L0_CADOUT_L12	W5	H_CADON12
H_CADIP13	L5	L0_CADIN_H13	L0_CADOUT_H13	V4	H_CADOP13
H_CADIN13	M5	L0_CADIN_L13	L0_CADOUT_L13	V3	H_CADON13
H_CADIP14	M3	L0_CADIN_H14	L0_CADOUT_H14	V5	H_CADOP14
H_CADIN14	M4	L0_CADIN_L14	L0_CADOUT_L14	U5	H_CADON14
H_CADIP15	N5	L0_CADIN_H15	L0_CADOUT_H15	T4	H_CADOP15
H_CADIN15	P5	L0_CADIN_L15	L0_CADOUT_L15	T3	H_CADON15


[10] H_CLKIP0 J3 L0_CLKIN_H0 L0_CLKOUT_H0 Y1 H_CLKOP0 [10]
 [10] H_CLKIN0 J2 L0_CLKIN_L0 L0_CLKOUT_L0 W1 H_CLKON0 [10]
 [10] H_CLKIP1 J5 L0_CLKIN_H1 L0_CLKOUT_H1 Y4 H_CLKOP1 [10]
 [10] H_CLKIN1 K5 L0_CLKIN_L1 L0_CLKOUT_L1 Y3 H_CLKON1 [10]

[10] H_CTLIP0 N1 L0_CTLIN_H0 L0_CTLOUT_H0 R2 H_CTLOP0 [10]
 [10] H_CTLIN0 P1 L0_CTLIN_L0 L0_CTLOUT_L0 R3 H_CTLON0 [10]
 [10] H_CTLIP1 P3 L0_CTLIN_H1 L0_CTLOUT_H1 T5 H_CTLOP1 [10]
 [10] H_CTLIN1 P4 L0_CTLIN_L1 L0_CTLOUT_L1 R5 H_CTLON1 [10]

FOX_P26382A-284S-41F_Champian
ME@

Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT AND DESIGN TO ANY OTHER DEPARTMENT OR PERSON WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number
http://laptop.com				AMC CPU S1G4 HT I/F
				NAWE5 LA-5753P
				Rev 1.A
				Date: Tuesday, May 18, 2010 Sheet 4 of 48



Processor DDR3 Memory Interface






FOX PZ6382A-284S-41F_Champian ME@

Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	AMD CPU S1G4 DDRII I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FOX PZ6382A-284S-41F CHAMPAIN ME@ WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				
Document Number NAWE5 LA-5753P				Rev 1.A
Date: Tuesday, May 16, 2010				Sheet 5 of 48



<http://laptop.com>




VDD (+CPU_CORE) decoupling.




VDDIO decoupling.



+CPU_CORE_NB decoupling.







VDDR decoupling.







Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	AMD CPU S1G4 PWR & GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY AND TRADE SECRET INFORMATION. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED IN ANY MANNER TO REPRODUCE OR TRANSMIT INFORMATION IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom NAWE5 LA-5753P
Date:	Tuesday, May 16, 2010	Sheet	7	of 48

<http://laptop.com>



DIMM_A Rervse H:4mm
 <Address: 00>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	1.A
				Date	Tuesday, May 18, 2010
				Sheet	8 of 48
				NAW5 LA-5753P	



DIMM_B Reverse H:8mm
 <Address: 01>

<http://www.compall.com>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	1.A
				Date	
				Tuesday, May 18, 2010	
				Sheet	9 of 48

DDR11 SO-DIMM 2
NAW5 LA-573P









UMA HDMI

R1.0





Cap close NB






RS880M_FCBGA528
RS880 A11(SA000032710)


Pin	Signal Name	Notes
F12	AVDD1(NC)	
F12	AVDD2(NC)	
F14	AVDD3(NC)	
G15	AVDD4(NC)	
H15	AVDD5(NC)	
H14	AVSS4(NC)	
X17	C_Pi(DFT_GPIO5)	
X17	Y(DFT_GPIO2)	
X15	COMP_Pi(DFT_GPIO4)	
G18	RED(DFT_GPIO0)	
G17	RED(NC)	
F18	GREEN(DFT_GPIO1)	
F18	GREEN(NC)	
E19	BLUE(DFT_GPIO3)	
F19	BLUE(NC)	
A11	DAC_HSYNC(PWM_GPIO4)	
B11	DAC_VSYNC(PWM_GPIO6)	
F8	DAC_SCL(PCE_TCALRN)	
E8	DAC_SDA(PCE_TCALRN)	
G14	DAC_RSET(PWM_GPIO1)	
B12	PLLVD1(18V)	
B12	PLLVD3(18V)	
H17	VDDA18HTPLL	
D7	VDDA18PCIEPLL1	
E7	VDDA18PCIEPLL2	
D8	SYNRESETb	
A10	POWERGOOD	
C10	LDTSTOPb	
C12	ALLOW_LDTSTOP	
C25	HT_REFCLKP	
C24	HT_REFCLKN	
E11	REFCLK_P(OSCIN)	
F11	REFCLK_N(PWM_GPIO3)	
T2	GFCLK_REFCLKP	
T1	GFCLK_REFCLKN	
U1	GPP_REFCLKP	
U2	GPP_REFCLKN	
V4	GPPSB_REFCLKP(SB_REFCLKP)	
V3	GPPSB_REFCLKN(SB_REFCLKN)	
B9	I2C_CLK	
A9	I2C_DATA	
A8	DDC_DATA0(AUXIN(NC))	
B7	DDC_CLK0(AUXOP(NC))	
A7	DDC_CLK1(AUXI1P(NC))	
A7	DDC_DATA1(AUXI1(NC))	
B10	STRP_DATA	
G8	AUX_CAL(NC)	
A22	TXOUT_L0P(NC)	
B22	TXOUT_L0N(NC)	
A21	TXOUT_L1P(NC)	
B21	TXOUT_L1N(NC)	
B20	TXOUT_L2P(NC)	
A20	TXOUT_L2N(NC)	
A19	TXOUT_L3P(NC)	
B19	TXOUT_L3N(NC)	
B18	TXOUT_U0P(NC)	
A18	TXOUT_U0N(NC)	
A17	TXOUT_U1P(PCIE_RESET_GPIO3)	
B17	TXOUT_U1N(PCIE_RESET_GPIO3)	
D21	TXOUT_U2P(NC)	
D18	TXOUT_U2N(NC)	
D18	TXOUT_U3P(PCIE_RESET_GPIO5)	
D19	TXOUT_U3N(PCIE_RESET_GPIO5)	
B16	TXCLK_LP(DBG_GPIO1)	
B16	TXCLK_LN(DBG_GPIO3)	
D16	TXCLK_LUP(PCIE_RESET_GPIO4)	
D17	TXCLK_LUN(PCIE_RESET_GPIO1)	
A13	VDDLTP18(18V)	
B13	VSSLT18(18V)	
A15	VDDLTP18	
B15	VDDLTP18	
A14	VDDLTP18	
B14	VDDLTP18	
C14	VSSLT1(VSS)	
D15	VSSLT2(VSS)	
C16	VSSLT3(VSS)	
C16	VSSLT4(VSS)	
C20	VSSLT5(VSS)	
E20	VSSLT6(VSS)	
C22	VSSLT7(VSS)	
E9	LVDS_DIGON(PCE_TCALRP)	
F7	LVDS_BLON(PCE_TCALRP)	
G12	LVDS_ENA_BL(PWM_GPIO2)	
D9	HDMI_LUMA@	
D10	HDMI_LUMA@	
R10	HDMI_LUMA@	
D12	SUS_STAT#(PWM_GPIO5)	
AE8	THERMALDIODE_P	
AD8	THERMALDIODE_N	
D13	TESTMODE	



Security Classification	Compal Secret Data		Compal Secret Data		Compal Secret Data	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Customer	Rev
				RS880 VEDIO/CLK GEN		1.A
				NAWE5 LA-5753P		
				Date:	Tuesday, May 16, 2010	Sheet 11 of 48



Side port and Strap setting



DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLED


Enables the Test Debug Bus using GPIO. (VSYNC)
 1 : Disable
 0 : Enable

DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected


Enable Side Port Memory

RS880: HSYNC# Register Readback of strap:
 0: Enable
 1: Disable
 NB_CLKCFG:CLK_TOP_SPARE_D[1]




Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	RS880 PWR/GND
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</p>				
<p>RS880: HSYNC# Register Readback of strap: 0: Enable 1: Disable NB_CLKCFG:CLK_TOP_SPARE_D[1]</p>			<p>RS880 A11(SA000032710)</p>	
<p>Compal Electronics, Inc.</p>				
<p>Document Number: NAW5 LA-5753P</p>				
<p>Date: Tuesday, May 16, 2010</p>				
<p>Page 12 of 48</p>				

PCIE LANE REVERSAL



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.A
				Document Number	
				NAWE5 LA-5753P	
				Date:	Tuesday, May 18, 2010
				Sheet	13 of 48




TX_PWR_EN GPIO0 0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

TX_DEEMPH_EN GPIO1 PCI Express Transmitter De-emphasis Enable
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for desktop)

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWR_EN	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	0
BIF_VGA_DIS	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
BIF_VGA_DIS	GPIO21	VGA ENABLED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	001
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
	H2SYNC		0
	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSNC		





AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
H2SYNC	GENERICC		

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	PARK-S3 Main Generic/MSIC
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. WHETHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number NAW5 LA-5753P
Date:	Tuesday, May 18, 2010	Sheet	14	of	48




<http://laptop-motherboard.com>



MEMORY INTERFACE




Vendor		VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix	H5TQ1G63BFR-12C	1	0	0
Samsung	K4W1G1646E-HC12	0	1	0







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title PARK-S3 MEM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NAWE5 LA-5753P
Date:	Tuesday, May 18, 2010	Sheet	15	of	48

DPE_VDD10
DFP_VDD10 Park-S3: TMD5/DP=110mA@1.0V : LVDS=120mA@1.0V



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title PARK-S3 DPX Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NAWE5 LA-5753P
Date:	Tuesday, May 18, 2010	Sheet	16	of	48
				Rev	1.A

- [15] M_DA[63..0] M_DA[63..0]
- [15] M_MA[13..0] M_MA[13..0]
- [15] M_DQM[7..0] M_DQM[7..0]
- [15] M_DQS[7..0] M_DQS[7..0]
- [15] M_DQS# [7..0] M_DQS# [7..0]




VRAM P/N :
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
 Hynix : SA000032400 (S IC D3 64MX16 H5T1G63BFR-12C FBGA 1.5V)


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				NAWE5 LA-5753P
				Rev 1A
				Date: Tuesday, May 18, 2010
				Sheet 18 of 48

<http://laptop-motherboard.com>

Check Timing +1.1VS <50us +3VS for EXT CLKGEN satable



1st (SILEGO) : SA00001Z310 S IC SLG8SP626VTR QFN 72P CLK GEN
 2nd (ICS) : SA000023H10 S IC ICS9LPRS488CKLFT M72P CLK GEN






CLK_NB_14.318M	RS780	1.1V 158R/90.0R
----------------	-------	-----------------

27M_SEL	1 *	NON SPREAD 27M and SPREAD 27M output
	0	differential spread SRC_7 output


SEL_HTT66	1	single-ended 66MHz HTT output
	0*	differential 100MHz HTT output

SEL_SATA	1	NON SPREAD 100M SATA SRC6 output
	0	SPREAD 100M SATA SRC6 output

Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
http://laptop				NAWE5 LA-5753P
Date: Tuesday, May 18, 2010				Rev 1.A




Check the output status of control gate when power on!!




ISL6265 PWROK input, TTL level: 0.8V-2.0V

When this pin is high, the SVI interface is active and I2C protocol is running. While this pin is low, the SVC, SVD, and VFIXEN input states determine the pre-PWROK metal VID or VFIX mode voltage. This pin must be low prior to the ISL6265 PGOOD output going high



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.A
http://laptop-mobility.com				NAWE5 LA-5753P	
				Date:	Tuesday, May 18, 2010
				Sheet	20 of 48





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title
				SB820 USB/HD audio
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT ENGINEERING TO ANY OTHER DEPARTMENT OR PERSONS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev 1.A
NAWE5 LA-5753P				Date: Tuesday, May 16, 2010
				Sheet 21 of 48

<http://laptop.com>

HDD


ODD

e-SATA




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT AND TRADE SECRET INFORMATION. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED IN ANY MANNER TO REPRODUCE OR IDENTIFY ANY PRODUCT OR SERVICE OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
				Date: Tuesday, May 16, 2010	Sheet 22 of 48

<http://laptop.com>



SB820 A12(SA00003IW10)

SB820 A12(SA00003IW10)




For 3V AZ device

Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	SB820 power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
				Date: Tuesday, May 18, 2010	Sheet 23 of 48

<http://laptop.com>

REQUIRED STRAPS


	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default L,NC)	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	CPU/HT CLK SEL Disable	EC DISABLE	CLOCKGEN DISABLE	L,L = FWH ROM	
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		



DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT




Check AD29,AD28 strap function

check default

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED TO BE MADE OR USED TO MAKE ANY REPLICABLE PRODUCT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
				Date	Sheet
				Tuesday, May 18, 2010	24 of 48

<http://laptop.com>

CRT Connector




- For UMA Only**
- [11] GMCH_CRT_R → GMCH_CRT_R R677 2 UMA@ 1 0.0402 5% CRT_R
 - [11] GMCH_CRT_G → GMCH_CRT_G R542 2 UMA@ 1 0.0402 5% CRT_G
 - [11] GMCH_CRT_B → GMCH_CRT_B R679 2 UMA@ 1 0.0402 5% CRT_B
 - [11,12] GMCH_CRT_HSYNC → GMCH_CRT_HSYNC R547 2 UMA@ 1 0.0402 5% CRT_HSYNC
 - [11,12] GMCH_CRT_VSYNC → GMCH_CRT_VSYNC R543 2 UMA@ 1 0.0402 5% CRT_VSYNC
 - [11] GMCH_CRT_DATA → GMCH_CRT_DATA R546 2 UMA@ 1 0.0402 5% CRT_DATA
 - [11] GMCH_CRT_CLK → GMCH_CRT_CLK R678 2 UMA@ 1 0.0402 5% CRT_CLK


- For VGA Only**
- [14] VGA_CRT_R → VGA_CRT_R R539 2 DIS@ 1 0.0402 5% CRT_R
 - [14] VGA_CRT_G → VGA_CRT_G R552 2 DIS@ 1 0.0402 5% CRT_G
 - [14] VGA_CRT_B → VGA_CRT_B R554 2 DIS@ 1 0.0402 5% CRT_B
 - [14] VGA_CRT_HSYNC → VGA_CRT_HSYNC R535 2 DIS@ 1 0.0402 5% CRT_HSYNC
 - [14] VGA_CRT_VSYNC → VGA_CRT_VSYNC R557 2 DIS@ 1 0.0402 5% CRT_VSYNC
 - [14] VGA_CRT_DATA → VGA_CRT_DATA R538 2 DIS@ 1 0.0402 5% CRT_DATA
 - [14] VGA_CRT_CLK → VGA_CRT_CLK R556 2 DIS@ 1 0.0402 5% CRT_CLK

NOTE:
IF RS880M ONLY(NO MXM SUPPORT),
DAC_SDAT AND DAC_SCL DON'T
NEED LEVEL SHIFT, PU TO +5V DIRECTLY.
DAC_SDAT AND DAC_SCL ARE 5V TOLERANCE.

Close to Conn side









Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				NAWE5 LA-5753P	
				Date:	Tuesday, May 18, 2010
				ISheet	25 of 48



[10] UMA_HDMI_P0	0.0402 5% 1	R490	2	HDMI_UMA@	HDMI_TX2+
[10] UMA_HDMI_N0	0.0402 5% 1	R497	2	HDMI_UMA@	HDMI_TX2-
[10] UMA_HDMI_P1	0.0402 5% 1	R491	2	HDMI_UMA@	HDMI_TX1+
[10] UMA_HDMI_N1	0.0402 5% 1	R492	2	HDMI_UMA@	HDMI_TX1-
[10] UMA_HDMI_P2	0.0402 5% 1	R494	2	HDMI_UMA@	HDMI_TX0+
[10] UMA_HDMI_N2	0.0402 5% 1	R493	2	HDMI_UMA@	HDMI_TX0-
[10] UMA_HDMI_P3	0.0402 5% 1	R495	2	HDMI_UMA@	HDMI_CLK+
[10] UMA_HDMI_N3	0.0402 5% 1	R496	2	HDMI_UMA@	HDMI_CLK-


[14] VGA_HDMI_TXD2+	C569	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_TX2+	HDMI_UMA@	R479	2	715 0402 1%
[14] VGA_HDMI_TXD2-	C570	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_TX2-	HDMI_UMA@	R490	2	715 0402 1%
[14] VGA_HDMI_TXD1+	C571	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_TX1+	HDMI_UMA@	R484	2	715 0402 1%
[14] VGA_HDMI_TXD1-	C700	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_TX1-	HDMI_UMA@	R481	2	715 0402 1%
[14] VGA_HDMI_TXD0+	C699	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_TX0+	HDMI_UMA@	R486	2	715 0402 1%
[14] VGA_HDMI_TXD0-	C702	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_TX0-	HDMI_UMA@	R495	2	715 0402 1%
[14] VGA_HDMI_TXC+	C701	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_CLK+	HDMI_UMA@	R488	2	715 0402 1%
[14] VGA_HDMI_TXC-	C698	2	1	HDMI_DIS@	0.1U 0402 16V7K	HDMI_CLK-	HDMI_UMA@	R497	2	715 0402 1%

Place closed to JHDMI1





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	NAWE5 LA-5753P	Rev 1.A
http://laptop.com			Date:	Tuesday, May 18, 2010	1 Sheet 26 of 48


LCD POWER CIRCUIT







CMOS Camera




VGA ONLY




UMA ONLY



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2010/04/30	Compal Electronics, Inc. LVDS/CAMERA	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				NAWES LA-5753P	1.A
				Date	Sheet
				Tuesday, May 18, 2010	27 of 48





Atheros request can't disable LAN power



Power On strapping

Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
	H:SWR Switch mode regulator Select *	
	AR8151 Pin23=LED2.	
	AR8152, Pin23 is CLKREQ	--






MDI[0..3] +/- Reverse

R1.0

Close to T9





RJ45 Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/03/20	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.				Size Custom	
Document Number				Rev 1.A	
Date: Tuesday, May 18, 2010				Sheet 30 of 48	

<http://www.compal.com>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				EMC1403_sensor/FAN	1.A
				NAWE5 LA-5753P	
				Date: Tuesday, May 18, 2010	Sheet 31 of 48


<http://laptop.com>



Power Bottom Board Conn. 4pin




Power Bottom Board Conn. 8pin




EMI REQUEST 1ST = SCA00000E00
2ST = SCA00000R00


Cap Sensor Board Conn. 8pin




Card Reader/Audio Jack SB CONN



SATA HDD Conn.



SATA ODD Conn.



Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2010/04/30	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.A
Date: Tuesday, May 18, 2010				Sheet 32 of 48


<http://laptop.com>

Compal Electronics, Inc.


HDD/ODD Connector

NAWE5 LA-5753P



PC BEEP



EC BEEP



SB BEEP




Internal SPEAKER


Headphone

Near PIN

For EMI



12/28



C1266 close Codec


DGND

SA00003QR10

AGND

place close to chip


wide 20MIL



External MIC

SP02000K200



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2010/04/30	Title	ALC259 Codec
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	NAWE5 LA-5753P
				Date	tuesday, May 18, 2010
				Sheet	33 of 48
				Rev	1.A


<http://laytopmotherboard.schematics.biz/gspcr.com/>

INT_KBD Conn.








CONN PIN define need double check

To TP/B Conn.





CONN PIN define need double check





Kill	
STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

SA00002T000 package 200mil
S IC FL 16MBIT MX25L1605AM2C-12G SO8 ROM




LED





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				NAWE5 LA-5753P
				Rev 1.A
				Date: Tuesday, May 18, 2010
				Sheet 36 of 48


Right USB Conn.




Right USB(Sub b/d)



USB power switch need update symbol to SA000039E00(Low enable)





ESATA and USB Conn.




USB
A+ = RXP
A- = RXN
B- = TXN
B+ = TXP



Left USB Conn.



R1.0




BT MODULE CONN




Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
				Date: Tuesday, May 18, 2010	Sheet 37 of 48


+5VALW TO +5VS




+1.1VALW TO +1.1VS (NB HT)




+1.5V to +1.5VSG




+3VALW TO +3VS






+1.5VS



+1.8VS to +1.8VSG




+3VSG



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	NAWE5 LA-5753P		Rev	1.A	
Date:	Tuesday, May 16, 2010	Sheet	38	of 48	

DC030006J00








ACIN

	Min.	typ.	Max
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V

BATT ONLY


	Min.	typ.	Max
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V

	Min.	typ.	Max.
L-->H	17.430V	17.901V	18.384V
H-->L	16.976V	17.262V	17.728V




Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/01/06	Deciphered Date	2010/04/30	Title		DCIN & DETECTOR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS TO BE KEPT STRICTLY IN THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev
						Custom		1.0
						Date:	Tuesday, May 18, 2010	Sheet 39 of 48

<http://laptop.com>




PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



<http://laptop>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/04/30	Title	BATTERY CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WHETHER THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date: Tuesday, May 18, 2010			Rev 1.0
				Sheet 40	of 48



Connect to EC A/D Pin.
[34] CHGVADJ

UMA CP mode
 $V_{aLim} = 2.39 * ((152K / 1.74K) / ((152K / 1.74K) + (152K / 16.9K))) = 0.243V$
 $Input = (1 / 0.02) * ((0.05 * V_{aLim}) / 2.39 + 0.05)$
 where $V_{aLim} = 0.243V$, $Input = 2.75A$

DIS CP mode
 $V_{aLim} = 2.39 * ((152K / 27.4K) / ((152K / 27.4K) + (152K / 16.9K))) = 1.44V$
 $Input = (1 / 0.02) * ((0.05 * V_{aLim}) / 2.39 + 0.05)$
 where $V_{aLim} = 1.44V$, $Input = 4A$


$CHGVADJ = (V_{cell} - 4) / 0.10627$

Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

$CC = 0.25A - 3A$
 $I_{REF} = 1.016 * I_{charge}$
 $I_{REF} = 0.254V \sim 3.048V$
 VCHLIM need over 95mV


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/6/22	Deciphered Date	2010/04/30	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.					
Date:	Tuesday, May 18, 2010	Sheet:	41	of	48

<http://laptop.charger.com>




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT OR TO ANY OTHER COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALW/5VALW
Size	Document Number	Rev	Date	
Custom		1.0	Tuesday, May 18, 2010	
			Sheet	42 of 48


<http://laptoprepair.com/boards-and-components/compal-electronics-isp-ic-001/>



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2009/01/06	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DEPARTMENT OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
http://laptop.compal.com			Rev	1.0
			Date:	Tuesday, May 18, 2010
			Sheet	43 of 48



VGA_PWRSELO	VGA_PWRSEL1	Park XT
GPU_VID0	GPU_VID1	Core Voltage Level
1	1	0.9V
1	0	0.95V
0	0	1.12 V





[11] POWER_SEL



	POWER_SEL
HIGH	0.95V
LOW	1.25V

[22] VDDR_SW

	VDDR_SW
HIGH	1.05V
LOW	0.9V



VGA_PCIE	1.0V	1.1 V
PR811	4.53K	3K



1.8VSP
TDC 2 A
Peak Current 3 A

<http://laptop-motherboard.com>

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Del NC parts	cpu internal sensor & debug port parts NC	0.2	6	Del U2,R41,R42,C22,Q2,Q3	2010-02-24	PVT_NAW5
2	Add Park HDMI strap pin	DIS park HDMI abnomal	0.2	14	Add R120,121 (10k.0402)	2010-02-24	PVT_NAW5
3	EMC1412-A address resister	Reserve thermal sensor address	0.2	14	Add R637 (4.7k.0402)	2010-02-24	PVT_NAW5
4	change to Interanl clk GEN	modify Interanl clk PU resister	0.2	19	change R219,R220,R221,R222 Pin 2 from +3VS_CLK to +3VS	2010-02-24	PVT_NAW5
5	change to Interanl clk GEN	using internal CLK GEN	0.2	19	Del EXT@ parts to INT@ parts	2010-02-24	PVT_NAW5
6	change new card PCIE	new card pcie port from NB to SB	0.2	20	PCIE_SB_EXPCARD_TXP;PCIE_SB_EXPCARD_TXN PCIE_EXPCARD_SB_RXP;PCIE_EXPCARD_SB_RXN	2010-02-24	PVT_NAW5
7	Reserve UMA/DIS HDMI strap pin	BIOS demand	0.2	21	add R366;R370 (10k,0402) add R545 (0R.0402)	2010-02-24	PVT_NAW5
8	new card function	ADD CPUSB# signal	0.2	21		2010-02-24	PVT_NAW5
9	Change Cap footprint size	Change footprint for ME interfere	0.2	23	change C590,,C617,C618 from 10uF.0805 to 0603	2010-02-24	PVT_NAW5
10	Change Cap footprint size	Change footprint for ME interfere	0.2	23	C591,C595,22uF Change to 10uF0603	2010-02-24	PVT_NAW5
11	change R431 location	modify BKOFF# PD resister	0.2	27	R431 (10k.0402)	2010-02-24	PVT_NAW5
12	Add LCD_ENVDD PD Resister	to prevent LCD flicker issue	0.2	27	add R432 (2.2k.0402)	2010-02-24	PVT_NAW5
13	disable VARY_ BL Function	back light controll change to EC	0.2	27	add 451 (0ohm.0402) del R450;R452(0ohm.0402)	2010-02-24	PVT_NAW5
14	Mimi card leakage issue	fix Intel WLAN card leagage issue	0.2	28	Add R719 (100k.0402) add R660;R661(100ohm.0402)	2010-02-24	PVT_NAW5
15	reserve resister for Intel WLAN	for Intel WLAN LED use	0.2	28	add R658 (0ohm.0402)	2010-02-24	PVT_NAW5
16	change CLKREQ_LAN# PU resister	flash Lan MAC sometime has fail	0.2	29	Add R254 (4.7k.0402) del R219 (8.2k.0402)	2010-02-24	PVT_NAW5
17	Del LAN NC parts	disable EN_WOL# Function	0.2	29	del Q43,R274,C495,Q42,C496	2010-02-24	PVT_NAW5
18	LAN Cystal accurate	modify cystal 25MHz of CAP	0.2	29	change C203,C202 from(27pF to 33pF.0402)	2010-02-24	PVT_NAW5
19	codec common design	codec Internal MIC cap del	0.2	33	Add R612 (0ohm.0402) Del (C516 2.2uF.0603)	2010-02-24	PVT_NAW5
20	KBC Cystal accurate	modify cystal 32.768KHz of CAP	0.2	34	change C730,C733 from(15pF to 27pF.0402)	2010-02-24	PVT_NAW5
21	change ROM footprint	ROM pakage from 150mil to 200mil	0.2	36	change U30 pakage size	2010-02-24	PVT_NAW5
22	BT_LED controll	BT_LED no need diode	0.2	36	Del D20	2010-02-24	PVT_NAW5
23	leakage issue	fix +3VS leakage	0.2	38	Del R627 (100k,0402) add R110 (100k,0402)	2010-02-24	PVT_NAW5
24	Disable discharge circuit	NC discharge circuit parts	0.2	38	del R620,Q50,R626,Q54,R622,Q53,R313,Q14,R638,Q73, R269,Q29,R631,Q67,R635,Q70,R616,Q60,R617,Q61, R636,Q71,R605,Q56,R404,R624,Q55,R629,Q66	2010-02-24	PVT_NAW5
25	Del L28 220 ohm bead	NC part	1.0	12	del L28	2010-02-24	MP_NAW5
26	Del test Resister	Del test 0 ohm Resister	1.0	23,28, 32,35	R447;R4448;R586;R662;R646;R440,R372,R373,R374,R375	2010-04-28	MP_NAW5
27	Reserve JP6 for LED of Num/Cap	For NAW7 power b/d co-lay	1.0	38	Add JP6 Location,ADD R637 100k ohm	2010-04-28	MP_NAW5
28	ADD R430 0ohm , Del U21	reserve RST_buffer	1.0	20	ADD R430 , Del U21	2010-04-28	MP_NAW5
29	For VGA timing	for VGA timing delay +1.8VS	1.0	38	Change R489 from 84.5K to 100K	2010-04-28	MP_NAW5
30	Add C652 & C653 33pF	EMI demand	1.0	32	Add C652 & C653 33pF	2010-04-28	MP_NAW5
31	Change C189 from 330uF to 220uF	change +NB_CORE CAP	1.0	12	Change C189 from 330uF to 220uF	2010-04-28	MP_NAW5

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO OTHERS AND SHOULD BE DESTROYED OR RECYCLED WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (HW)
Size Custom			Document Number	Rev 1.A
Date: Tuesday, May 18, 2010			Sheet 48	of 48

<http://laptop.com>