


PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT

PL3 Block Diagram

- VCC_CORE**
MAX8736
- VCC1.5**
G966
- VCC1.05**
MAX1933
- VCC1.25**
- 1.8VSUS**
TPS51116
- 3VPCU**
RVCC3
3VSUS
VCC3
5VPCU
RVCC5
5VSUS
VCC5
MAXIM
MAX8744ETJ+ Page: 26



PCB P/N:DA0PL3MB6A7

- Page 01: Block diagram
- Page 02: Table of contents
- Page 03: Clock generator ICS9PR363
- Page 04: Merom(Host Bus)
- Page 05: Merom(Power)
- Page 06: CPU Thermal/Fan Control
- Page 07: Crestline A(Host)
- Page 08: Crestline B(VGA,DMI)
- Page 09: Crestline C(DDR2)
- Page 10: Crestline D(VCC)
- Page 11: Crestline E(Power)
- Page 12: Crestline F(VSS)
- Page 13: Crestline (Straps)
- Page 14: Panel LCD/CRT
- Page 15: DDR2 SODIMM
- Page 16: DDR2 Termination
- Page 17: ICH8M (Host)
- Page 18: ICH8M (PCIE)
- Page 19: ICH8M (GPIO)
- Page 20: ICH8M (Power)
- Page 21: R5C832 (PCI)
- Page 22: R5C832 (4in1)
- Page 23: SD/MS/xD Connector
- Page 24: PCIE LAN 88E8039
- Page 25: Mini PCIE/EMI
- Page 26: SATA/ODD Connector
- Page 27: CODEC(CX20549)
- Page 28: Audio Amplifier MAX9789A
- Page 29: CONEXTANT MDC
- Page 30: Keyboard/USB
- Page 31: TP/LED/SW
- Page 32: KBC uR PC8769
- Page 33: KBC PC87541
- Page 34: CPU CORE MAX8736
- Page 35: VCC1.05
- Page 36: 1.8VSUS/VCC1.5/VCC1.25
- Page 37: 3VPCU/5VPCU
- Page 38: Battery Charger
- Page 39: Battery Connector

Voltage Rails

Power	Voltage	ON S0-S2	ON S3	ON S4	ON S5	Ctl Signal
9VPCU	9V	V	V	V	V	
5VPCU	5V	V	V	V	V	
3VPCU	3V	V	V	V	V	
RVCC3	3V	V	V	V		RVCC_ON
5VSUS	5V	V	V			SUSON
3VSUS	3V	V	V			SUSON
1.8VSUS	1.8V	V	V			SUSON
VCC5	5V	V				MAINON
VCC3	3V	V				MAINON
VCC1.5	1.5V	V				MAINON
VCC1.25	1.25V	V				MAINON
VCC1.05	1.05V	V				MAINON
SMDDR_VTERM	0.9V	V				MAINON
VCC_CORE	By CPU	V				VR_ON


PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 8 : BOT

PCI DEVICES IRQ ROUTING



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#,INTB#	RICOH832

Power On Sequence



Size	Document Number	Rev
	System Information	A
Date:	Wednesday, January 10, 2007	Sheet 2 of 38


Clock Generator






BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz


Clock Gen I2C





Note: H_DPRTSTP need to daisy chain from ICH8 to IMPV6 to CPU.


Reserved for EMI.



- T22 CPU TEST3
- T182 CPU TEST5
- T153 CPU TEST6

Populate ITP700Flex for bringup


Layout Note: Place R4,R361,R346 & R7 close to CPU.



FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

ITP disable guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP




Note: Populate R5, R8, C372 & R430 when ITP connector is populated.



Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.

Quanta Computer Inc.
PROJECT : PL3

Size	Document Number	Rev
	CPU Host Bus	A
Date:	Wednesday, January 10, 2007	Sheet 4 of 38



ICCODE:
for Merom processors
recommended design
target is 44a


ICCP:
before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A

Layout Note:
Place C105 near PIN
B26.

Quanta Computer Inc.
PROJECT : PL3

Size	Document Number	Rev
	CPU Power	A
Date:	Wednesday, January 10, 2007	Sheet 5 of 38


CPU Thermal Sensor




<check list>
Layout Note: Routing 10:10 mils and away from noise source with ground gard

CPU FAN Control


Thermal Trip





<CRB & Design guide>
Layout Note: Thermal trip should connect to ICH8 & GMCH without T-ing (ZS1 default NC)




$$FANPWR = 1.6 * VSET$$

 Quanta Computer Inc. PROJECT : PL3		Size	Document Number	Rev
			Thermal/FAN Control	A
Date:	Wednesday, January 10, 2007	Sheet	6	of 38
























Quanta Computer Inc.
PROJECT : PL3


Size Document Number Rev A
GMCH VCC,NCTF

Date: Thursday, January 11, 2007 Sheet 10 of 38




Quanta Computer Inc.
PROJECT : PL3

Size	Document Number	Rev
	GMCH POWER	A
Date:	Wednesday, January 10, 2007	Sheet 11 of 38



VSS



VSS

Quanta Computer Inc.
PROJECT : PL3

Size	Document Number	Rev
	GMCH VSS	A
Date:	Wednesday, January 10, 2007	Sheet 12 of 38

Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal

CFG[17:3] Have internal Pull-up


CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIe concurrent	0 = Only SDVO or PCIe x1 is operation(Default) 1 = SDVO and PCIe x1 are operating simultaneously via the PEG port


DMI X2 Select

MCH_CFG_5	Low = DMI X2 High = IDMI X4(Default)
-----------	-----------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--------------------------------------------------------



XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--------------------------------------------------------




SDVO Present

Strap define at External DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	-------------------------------------------------




SDVO/PCIe Concurrent operation


MCH_CFG_20	Low = Only SDVO or PCIe X1 is operational(Default) High = SDVO and PCIe X1 are operating simultaneously via the PEG port
------------	-----------------------------------------------------------------------------------------------------------------------------



CRT PORT




LCD CONNECTOR




14

PANEL VCC CONTROL



LID SWITCH




Quanta Computer Inc.
PROJECT : PL3


Size	Document Number	Rev
	PANEL LCD CRT	A
Date:	Wednesday, January 10, 2007	Sheet 14 of 38

DDRII DUAL CHANNEL A,B.




DDRII A CHANNEL



DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM




Quanta Computer Inc.

PROJECT : PL3




Size	Document Number	Rev
	DDR2 RES.ARRAY	A
Date:	Wednesday, January 10, 2007	Sheet 16 of 38

RTC




Place near to Mini-door

0810 UR FAE:
RCIN# DOESN'T NEED PU




SB Strap

Internal VR Enable :
VccSus1.05, VccSus1.5, VccCL1.5




Internal VR Enable :
VccLAN1.05, VccCL1.05








XOR Chain Entrance Strap

ICH_RS0	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1



MINI CARD PCI-E

PCI-E-LAN



A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---------------------------------------------------

R178 *1K






ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SP(Default)
1	0	PCI
1	1	LPC

PCI ROUTING TABLE


REQ0# / GNT0#	IDSEL	INTERRUPT	DEVICE
	AD17	INTA#,INTB#	R5C832

PCI Pull-High



Quanta Computer Inc.
PROJECT : PL3

Size	Document Number	Rev
	ICH8-PCI E	A
Date:	Wednesday, January 10, 2007	Sheet 18 of 38





FAE
 CRB STP_PCI# PU is no stuff.
 CRB STP_CPU# always keeps high to
 ensure ME alive in M1 state.
 (CLK_MCH_BCLK# must keep alive to
 make ME work)
 I think there will be update for this design,
 I suggest you to keep PU and 0
 isolation resistors for this signal.

- R5C832_RST# R143 *10K_4
- PCLK SMB R74 2.2K_4
- PDAT SMB R144 2.2K_4
- PCIE_WAKE# R132 1K_4
- PM_BATLOW# R139 8.2K_4
- RI# R131 8.2K_4
- DNBSWON# R179 *10K_4
- SYS_RST# R145 *10K_4
- SMB_ALERT# R77 10K_4
- KBSMI# R100 10K_4
- SMLINK0 R138 10K_4
- SMLINK1 R69 10K_4

- SMB_LINK_ALERT# R114 10K_4
- SPKR R125 *1K_4
- DOCKIN# R R118 8.2K_4
- THERM_ALERT# R135 8.2K_4
- CLKRUN# R287 8.2K_4
- SERIRQ R125 10K_4
- SCI# R133 10K_4
- RST_HDD# R120 10K_4
- ICH_GPIO48 R134 10K_4
- ICH_GPIO22 R281 10K_4
- SATACLKREQ# R116 10K_4


INTEL CRB SHOW IT

- ICH_GPIO39 R85 10K_4
- PM_RSMRST# R R291 10K_4




Quanta Computer Inc.
PROJECT : PL3


Size	Document Number	Rev
Date	Wednesday, January 10, 2007	Sheet 19 of 38





Pin	Value	Location
A23	VSS[001]	K7
A5	VSS[002]	VSS[100]
AA2	VSS[003]	L13
AA7	VSS[004]	L15
A26	VSS[005]	L15
AB1	VSS[006]	L27
AB24	VSS[007]	L4
AC11	VSS[008]	L5
AC14	VSS[009]	M12
AC25	VSS[010]	M13
AC26	VSS[011]	VSS[009]
AC27	VSS[012]	VSS[009]
AD17	VSS[013]	VSS[111]
AD20	VSS[014]	VSS[112]
AD28	VSS[015]	M23
AD29	VSS[016]	M29
AD3	VSS[017]	VSS[114]
AD4	VSS[018]	M3
AD6	VSS[019]	VSS[117]
AE1	VSS[020]	VSS[118]
AE12	VSS[021]	VSS[119]
AE2	VSS[022]	VSS[120]
AE22	VSS[023]	VSS[121]
AD1	VSS[024]	VSS[122]
AE25	VSS[025]	VSS[123]
AE6	VSS[026]	VSS[124]
AE6	VSS[027]	VSS[125]
AE9	VSS[028]	VSS[126]
AE14	VSS[029]	VSS[127]
AF16	VSS[030]	VSS[128]
AF18	VSS[031]	VSS[129]
AF3	VSS[032]	VSS[130]
AF4	VSS[033]	VSS[131]
AG5	VSS[034]	VSS[132]
AG6	VSS[035]	VSS[133]
AH10	VSS[036]	VSS[134]
AH13	VSS[037]	VSS[135]
AH16	VSS[038]	VSS[136]
AH19	VSS[039]	VSS[137]
AH2	VSS[040]	VSS[138]
AF28	VSS[041]	VSS[139]
AH22	VSS[042]	VSS[140]
AH24	VSS[043]	VSS[141]
AH26	VSS[044]	VSS[142]
AH3	VSS[045]	VSS[143]
AH4	VSS[046]	VSS[144]
AH8	VSS[047]	VSS[145]
A15	VSS[048]	VSS[146]
B11	VSS[049]	VSS[147]
B14	VSS[050]	VSS[148]
B17	VSS[051]	VSS[149]
B2	VSS[052]	VSS[150]
B20	VSS[053]	VSS[151]
B22	VSS[054]	VSS[152]
B8	VSS[055]	VSS[153]
C24	VSS[056]	VSS[154]
C26	VSS[057]	VSS[155]
C27	VSS[058]	VSS[156]
C8	VSS[059]	VSS[157]
D12	VSS[060]	VSS[158]
D15	VSS[061]	VSS[159]
D18	VSS[062]	VSS[160]
D2	VSS[063]	VSS[161]
D4	VSS[064]	VSS[162]
E21	VSS[065]	VSS[163]
E24	VSS[066]	VSS[164]
E4	VSS[067]	VSS[165]
E9	VSS[068]	VSS[166]
F15	VSS[069]	VSS[167]
E23	VSS[070]	VSS[168]
F28	VSS[071]	VSS[169]
F29	VSS[072]	VSS[170]
F7	VSS[073]	VSS[171]
G1	VSS[074]	VSS[172]
E2	VSS[075]	VSS[173]
G10	VSS[076]	VSS[174]
G13	VSS[077]	VSS[175]
G19	VSS[078]	VSS[176]
G23	VSS[079]	VSS[177]
G25	VSS[080]	VSS[178]
G26	VSS[081]	VSS[179]
G27	VSS[082]	VSS[180]
H25	VSS[083]	VSS[181]
H28	VSS[084]	VSS[182]
H29	VSS[085]	VSS[183]
H3	VSS[086]	VSS[184]
H6	VSS[087]	VSS[185]
J1	VSS[088]	VSS[186]
J25	VSS[089]	VSS[187]
J26	VSS[090]	VSS[188]
J27	VSS[091]	VSS[189]
J4	VSS[092]	VSS[190]
J5	VSS[093]	VSS[191]
K23	VSS[094]	VSS[192]
K28	VSS[095]	VSS[193]
K29	VSS[096]	VSS[194]
K3	VSS[097]	VSS[195]
K6	VSS[098]	VSS[196]




C564 can't be Mounted, reserved for future


 Quanta Computer Inc. PROJECT : PL3		Size	Document Number	Rev
			RTS5158	A
Date:	Sunday, January 14, 2007	Sheet	22	of 38

Mini PCI-E Card










	MDIO00	MDIO01
SD/MMC	L	H
MS	H	L
xD	L	L


Quanta Computer Inc.
 PROJECT : PL3
 Size Document Number R5C832-4 IN 1/MINI PCIE Rev A
 Date: Friday, January 12, 2007 Sheet 23 of 38




change to DB0EW5LAN02 C- TEST_1/11







DIGITAL **ANALOG**

EXT MIC



PC BEEP















Quanta Computer Inc.
PROJECT : PL3


Size	Document Number	Rev
	Audio codec	A
Date: Wednesday, January 10, 2007		Sheet 26 of 38

AUDIO AMPLIFIER




C test change: gain value change to 10dB


Int. Stereo Speakers




Headphone out




USB




INT Keyboard




EMI



Quanta Computer Inc.
PROJECT : PL3
KEYBOARD /USB/SCREW
 Date: Friday, January 12, 2007 Sheet 29 of 38




SM BUS PU



I/O ADDRESS SETTING


BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail: Disabled ('1') if using FWH device on LPC. Enabled ('0') if using SPI flash for both system BIOS and EC firmware

NEC ID



SPI FLASH



1/13 Confirm by vendor mail: If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


INTERNAL KEYBOARD STRIP SET




Quanta Computer Inc.
PROJECT : PB2

Doc: EC-PC8769
 Date: Sunday, January 14, 2007 Sheet 31 of 38

DEBUG PORTS



-- DAISY CHAIN TOPOLOGY --



$$LIM = 1/2((0.05/VREF=2.39)VACLIM)+0.050$$


$$CURRENT LIMIT POINT = 25A$$


$$3.25A=1/0.02((0.05/2.365)VACLIM+0.05)$$




$$VACLIM=0.7095V$$

ADP WAIT monitor output
For 62W setting. Vicm will 1.3V

CELL-SET = Hi -----> Cells = VDD ----->4S
CELL-SET = Low -----> Cells = GND ----->3S







change1:SMBUS clock to data wrong connection

change2:change SMDDR_VTERM to SMDDR_VREF_DIMM in page 15
SMDDR_VREF_DIMM is from SMDDR_VREF;
wrong connection of SMDDR_VTERM and SMDDR_VREF

change 3:should unstuff PR114

change 4:change LPC schematic to
match ZH3 debug card

change 5:PR105 change from
20K to 11K.VCC1.05 change
from 1.5V to 1.05V

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<Rev Co
Date:	Wednesday, January 10, 2007	Sheet 38 of 38