


Calpella Platform

VER : 0D

Option Amber for KAGUYA
Option Green for SABER



<http://hobi-elektronika.net>

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails


Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
+5VALW	5.0V always on power rail	PWR_SRC
+3VALW	3.3V always on power rail	PWR_SRC
+5VSUS	5.0V power rail	SUS_ON
+3VSUS	3.3V power rail	SUS_ON
+1_5VDIMM	1.5V power rail DDR (off in S4-S5)	PM_SLP_S4#
+5VRUN	5.0V switched power rail (off in S3-S5)	PM_SLP_S3#
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	PM_SLP_S3#
+1_8VRUN	1.8V Power rail Processor of VCCPLL1(off in S3-S5)	PM_SLP_S3#
+1_5VRUN	1.5V switched power rail (off in S3-S5)	RUND
+0_75VRUN	0.75V DDR Termination voltage (off in S3-S5)	PM_SLP_S3#
+VTT	1.05 rail for Processor & PCH (off in S3-S5 /M0)	PM_SLP_S3#
+VCC GFXCORE	0.4V to 1.25V Power rail Graphics Core(off in S3-S5)	GFXVR_EN_R
+VCC_CORE	0.25V to 1.5V Core Voltage for Processor	VR_ON
+V1.1M	1.05V rail for PCH	PM_SLP_M#
+V3.3M	3.3V power rail LAN	PM_SLP_LAN#

Net Naming Conventions

Suffix
= Active Low Signal

Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints




POWER STATES

POWER STATES

STATE	SIGNAL	POWER STATES											
		SLP_S3#	SLP_S4#	SLP_S5#	SLP_M#	SLP_LAN#	+V*ALWAYS	+V3.3M +V1.05_LAN_M	+V1.05M	+*VSUS	+*VRUN	+VTT	Clocks
S0(Full ON) / M0		HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON	ON	ON
S3(Suspend to RAM) /M3		LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF	OFF	OFF
S4(Suspend to Disk) /M3		LOW	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF	OFF	OFF
S5 (Soft OFF) /M3		LOW	LOW	LOW	HIGH	HIGH	ON	ON	ON	OFF	OFF	OFF	OFF
S3(Suspend to RAM) /Moff		LOW	HIGH	HIGH	LOW	LOW	ON	OFF	OFF	ON	OFF	OFF	OFF
S4(Suspend to Disk) /Moff		LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF	OFF	OFF
S5 (Soft OFF) /Moff		LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF	OFF	OFF
S3(Suspend to RAM) /Moff w/WOL_EN		LOW	HIGH	HIGH	LOW	HIGH	ON	ON	OFF	ON	OFF	OFF	OFF
S4(Suspend to Disk) /Moff w/WOL_EN		LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	ON	OFF	OFF	OFF
S5 (Soft OFF) /Moff w/WOL_EN		LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on then +V*SUS will always keep high






MSI MICRO-STAR INT'L CO.,LTD.

Title: **PLATFORM**


Size: Custom Document Number: **MS-1251** Rev: 0D

Date: Friday, October 15, 2010 Sheet: 2 of 39

ARRANDALE BGA PROCESSOR (CLK,MISC,JTAG)



S3 reduce R26 value is /750R
S3 reduce R242 not stuff
normal R25 not stuff




S3 reduce stuff R127,Q11,R126,C319
S3 reduce not stuff R243
normal stuff R243
normal not stuff R127,Q11,R126,C319

ARRANDALE BGA PROCESSOR (POWER)


Layout Note: Place 2 NO_STUFF caps on TOP and the 7 caps on BOTTOM.

Layout Note: Swap the placement location for bulks and these MLCC's




recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide
Please note that the VTT Rail Values are Arrandale VTT=1.05V

ARRANDALE BGA PROCESSOR (RESERVED)




<http://hobi-elektronika.net>

ARRANDALE BGA PROCESSOR (GND)



<http://hobi-elektronika.net>


SODIMM#A



close to so-dimm


not need for check list

<http://hobi-elektronika.net>



 MICRO-STAR INT'L CO.,LTD.	
DDR3 SODIMMO	
Title	Rev 0D
Size A3	Document Number
MS-1251	
Date: Friday, October 15, 2010	Sheet 10 of 39

SODIMM#B

4 M_B_A[15:0]




- 4 M_B_BS0
- 4 M_B_BS1
- 4 M_B_BS2
- 4 M_CS#2
- 4 M_CS#3
- 4 M_CLK_DDR2
- 4 M_CLK_DDR#2
- 4 M_CLK_DDR3
- 4 M_CLK_DDR#3
- 4 M_CKE2
- 4 M_CKE3
- 4 M_B_CAS#
- 4 M_B_RAS#
- 4 M_B_WE#
- 10,13,21 SMB_CLK_M2
- 10,13,21 SMB_DATA_M2
- 4 M_ODT2
- 4 M_ODT3
- 4 M_B_DM[7:0]





DDR3SODIMM-204PS_BLACK-RH-19

4 M_B_DQ[63:0]




close to so-dimm

+1_5VDIMM



+1_5VDIMM




not need for check list

<http://hobi-elektronika.net>

		MICRO-STAR INT'L CO.,LTD.	
Title DDR3 SODIMM1			
Size A3	Document Number MS-1251		Rev 0D
Date:	Friday, October 15, 2010	Sheet 11	of 39

IBEXPEAK - M (HDA,JTAG,SATA)



<http://hobi-elektronika.net>


MSI MICRO-STAR INT'L CO.,LTD.

Title: **PCH-1 (HDA,JTAG,SATA)**

Size A3 Document Number: **MS-1251** Rev 0D

Date: Monday, October 18, 2010 Sheet 12 of 39

IBEXPEAK - M (PCI-E,SMBUS,CLK)




NOTE: PCI-E Port 7,8 may not be available in all Ibox Peak SKUs.

FP_DET	STATUS
High	FP assemble
Low	NO FP assemble


Place near PCH, within 1250 mils

PCIECLKRQ1# / GPIO18 PCIECLKRQ2# / GPIO20	RUN Well
PCIECLKRQ0# and PCIECLKRQ3# ~ PCIECLKRQ7# PEG_A_CLKRQ# PEG_B_CLKRQ#	SUS Well




<http://hobi-elektronika.net>

IBEXPEAK - M (DMI,FDI,GPIO)




SUS_PWR_ACK = SUS_PWR_DN_ACK
 Active High output signal asserted by the IntelR ME to the Embedded Controller, when it does not require the PCH Suspend well to be powered.

<http://hobi-elektronika.net>

 MICRO-STAR INT'L CO.,LTD.	
Title PCH-3 (DMI,FDI,GPIO)	
Size Custom	Document Number MS-1251
Date: Friday, October 15, 2010	Sheet 14 of 39
Rev 0D	

IBEXPEAK - M (LVDS,DDI)




1.MXM only LVD_IBG, LVD_VREFH and LVD_VREFL floating, VCCA_LCD and VCCTX_LVD can be connected to GND.

2.If use LVDS, LVD_IBG connect 2.37k to GND. LVD_VREFH and LVD_VREFL connect to GND. VCCA_LCD and VCCTX_LVD connect to power.


check list1.6 can be left as no connects

Place the 3 resistors close to PCH

Place near PCH

 MICRO-STAR INT'L CO.,LTD.	
Title PCH-4 (LVDS,DDI)	
Size B	Document Number MS-1251
Date: Friday, October 15, 2010	Sheet 15 of 39
Rev 0D	

IBEXPEAK - M (PCI,USB,NVRAM)



Enable Intel Anti-Theft Technology:
Connect to +NVRAM_VCCQ with 8.2-k weak pull-up resistor [CRB has it pulled up with 1-k no-stuff resistor]

NOTE: USB Port 6,7 may not be available in all Ibex Peak SKUs.

Place near PCH, within 500 mils

<http://hobi-elektronika.net>

MSI MICRO-STAR INT'L CO.,LTD.

Title: **PCH-5 (PCI,USB,NVRAM)**

Size A3 Document Number: **MS-1251** Rev 0D

Date: Friday, October 15, 2010 Sheet 16 of 39

IBEXPEAK - M (GPIO,VSS_NCTF,RSVD)



ODD_DET	STATUS
High	NO ODD assemble
Low	ODD assemble

GPIO15:
 This signal is required to be pulled up in order to enable TLS. If this signal is pulled down or left floating IntelR RPAT and IntelR AMT with TLS will not be functional.

2



BIOS change code GPIO46 to GPIO24




NetName	ON	OFF
PW_CLEAR#	CLEAR PASSWORD	NORMAL
RTCVCC	CLEAR CMOS	NORMAL

NEC

KAGUYA		SABER			
MB_ID0	MB_ID1	MB_ID0	MB_ID1		
0	0	Normal model	0	0	Normal model
0	1	3G model	0	1	
1	0		1	0	
1	1		1	1	

Retain 25-MHz crystal footprint on your platform.
 ---Though FCIM will not be available, retaining the footprint will allow Intel and customer to test and evaluate FCIM for future platforms.
 ---25-MHz crystal and associated capacitor footprints only are requested
 ---components do not need to be populated.
 ---Keep 1K Ohm resistor un-stuffed to GND on Ibx Peak GPIO8.



<http://hobi-elektronika.net>


MSI MICRO-STAR INT'L CO.,LTD.

Title: **PCH-6 (GPIO,VSS NCTF,RSVD)**

Size A3 Document Number: **MS-1251** Rev 0D

Date: Friday, October 15, 2010 Sheet 17 of 39


IBEXPEAK - M (POWER)



The VCCVRM rail (1.8 V/1.5 V) powers an internal voltage regulator module (VRM) that regulates clean 1.05-V voltage supply for analog rails (VCCACIk, VccapiIEXP, VCCFDIPLL, and VCCSATAPLL). This solution will allow us to remove the LC filter requirements for those rails, thereby reducing platform BOM cost. VCCVRM is enabled by default via internal pull up to GPIO27, therefore GPIO27 should be left as No Connect. The following diagram shows implementation details on how to enable and disable VccVRM.

<http://hobi-elektronika.net>


IBEXPEAK - M (POWER)




<http://hobi-elektronika.net>


		MICRO-STAR INT'L CO.,LTD.	
PCH-8 (POWER)			
Size	Document Number		Rev
A3	MS-1251		0D
Date:	Friday, October 15, 2010	Sheet	19 of 39

IBEXPEAK - M (GND)



<http://hobi-elektronika.net>

 MICRO-STAR INT'L CO.,LTD.	
Title PCH-9 (GND)	
Size A3	Document Number MS-1251
Date: Friday, October 15, 2010	Sheet 20 of 39
Rev 0D	




For CPU frequency select (133MHz)

CPU_SEL	CPU0	CPU1
0(Default)	133MHz	133MHz
1(3.3V)	100MHz	100MHz

Table 1: CPU Frequency Select Table

FS _L C B0b7	CPU MHz	SRC MHz	REF MHz	USB MHz	DOT MHz
0 (Default)	133.33	100.00	14.318	48.00	96.00
1	100.00				

1. FS_LC is a low-threshold input. Please see V_{IL_FS} and V_{IH_FS} specifications in the Input/Supply/Common Output Parameters Table for correct values.



must change code pin84 to pin86

add test point to measure

Close to FPC1

co-layout 24pin & 26pin CONN for KAGUYA & SABER

T13 0.0001 500 ms V_{TT} stable to V_{TT}PWRGOOD assertion to the processor.

<http://hobi-elektronika.net>

MSI MICRO-STAR INT'L CO., LTD.

Title: **KBC (ENE3310)**




Size: Custom Document Number: **MS-1251** Rev: 0D

Date: Friday, October 15, 2010 Sheet: 22 of 39

HDMI Level shift for SABER

HP_DET
PLUGGED 5V
UNPLUGGED 0V

SABER only








MSI MICRO-STAR INT'L CO.,LTD.

Title: **HDMI Level shift**



Size B Document Number: **MS-1251** Rev 0D

Date: Friday, October 15, 2010 Sheet 23 of 39







LCD module Pins Define

F	Symbol	Description
1	VSS	Ground
2	VSS	Ground
3	Odd Rx IN0-	-LVDS Differential Data INPUT(R0-R5,G0)
4	Odd Rx IN0+	+LVDS Differential Data INPUT(R0-R5,G0)
5	Odd Rx IN1-	-LVDS Differential Data INPUT(G1-G5,B0-B1)
6	Odd Rx IN1+	+LVDS Differential Data INPUT(G1-G5,B0-B1)
7	Odd Rx IN2-	-LVDS Differential Data INPUT(B2-B5,HS,VS,DE)
8	Odd Rx IN2+	+LVDS Differential Data INPUT(B2-B5,HS,VS,DE)
9	Odd Rx CKIN-	-LVDS Differential Clock INPUT
10	Odd Rx CKIN+	+LVDS Differential Clock INPUT
11	VSS	Ground
12	PWM	PWM for luminance control
13	NC	Internally use for LGD's Pvoom IC (Customer must float)
14	VDD	Power Supply (3.3V typ.)
15	VDD	Power Supply (3.3V typ.)
16	VDD	Power Supply (3.3V typ.)
17	VDD	Power Supply (3.3V typ.)
18	NC	Internally use for LGD's Pvoom IC (Customer must float)
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	GND	Ground
25	GND	Ground
26	NC	No Connection
27	VLED	7V-21V LED power
28	VLED	7V-21V LED power
29	VLED	7V-21V LED power
30	VLED	7V-21V LED power



<http://hobi-elektronika.net>





MSI MICRO-STAR INT'L CO.,LTD.

Title: **TPM, MDC, FP, ODD**


Size B Document Number: **MS-1251** Rev 0D

Date: Friday, October 15, 2010 Sheet 25 of 39


Reltek HD ALC262VD2




Depop Circuit




AUDIO CODE REGULATORS





For EMI reserve



Buzzer






AMPLIFIER






<http://hobi-elektronika.net>

SEL	Function
L	A _X to xB ₁ ; LED _Z to zLED ₁
H	A _X to xB ₂ ; LED _Z to zLED ₂



SABER connect to BTB



<http://hobi-elektronika.net>


MSI MICRO-STAR INT'L CO.,LTD.

File: LAN (Intel 82577LM)



Size: Custom MS-1251

Date: Friday, October 15, 2010 Sheet 27 of 39




H.D.D.



WLAN



3G



<http://hobi-elektronika.net>

MSI
Link to the Future







MICRO-STAR INT'L CO.,LTD.

Title: **HD, 3G, WLAN**













Size: Custom Document Number

Rev: MS-1251

Date: Friday, October 15, 2010 Sheet 28 of 39



<http://hobi-elektronika.net>



MSI
Link to the Future

MICRO-STAR INT'L CO.,LTD.

Title: Differential 85 ohm

ME & EMI

Size: Custom Document Number: **MS-1251**


Date: Friday, October 15, 2010 Sheet 30 of 39 Rev 0D

BATTERY CONNECTOR & Battery OVP


battery_fuse_select
 $((45W/7.5V)/0.9)/0.75=8.8A$

close to JBAT1


V_CHG over 13.5V(AS:Batt_OVTH > 1.24V) => OVP




Power Path Select




PWR_SRC CUT OFF Protect



 MICRO-STAR INT'L CO.,LTD.	
Title BATTERY SELECT	
Size B	Document Number MS-1251
Date: Friday, October 15, 2010	Rev 0D
Sheet 31	of 39

Adapter = 60W
Adapter voltage is 19V



ADP fuse select
((60W/19V)/0.9)/0.75=4.67A



Normal=19V, UVP = 17V, OVP = 23.05V

	ADP_UV	ADP_OV	State
Vin+ > Vth	1	X	X
Vin+ < Vth	0	X	UVP
Vin- > Vth	X	0	OVP
Vin- < Vth	X	1	X

Note: 1. Vth = 1.228V
2. ADP_UV and ADP_OV is OD pin.




charger fuse select
((2.3A/0.9)/0.75=3.4A

IINP :
1. The transconductance from (CSSP - CSSN) to IINP is 3mA/V.
2. V_IINP = IINP x RS1 x 3mA/V x R_IINP

3V fuse select
 $((5A \cdot 3V / 7.5V) / 0.9) / 0.75 = 3A$


5V fuse select
 $((10A \cdot 5V / 7.5V) / 0.9) / 0.75 = 9A$

Place these CAPs close to FETs



Base on Vin & Rds(on), OCP min 5.99A & MAX 7.58A
 design at 5A
 voltage(type)=3V

Base on Vin & Rds(on), OCP min 10.4A & MAX 13.2A
 design at 10A
 voltage(type)=5V



31


1

Already have discharge Circuit
 +3VSUS, +5VSUS, +1_5VDDIMM, +VTT, +V1.05_LAN_M


<http://hobi-elektronika.net>

MSI MICRO-STAR INT'L CO.,LTD.		
SYSTEM POWER		
Size	Document Number	Rev
Custom	MS-1251	0D
Date:	Friday, October 15, 2010	Sheet 33 of 39



+1_5VDIMM fuse select
 $((10A * 1.5V / 7.5V) / 0.9) / 0.75 = 2.96A$





Base on Vin&Rds(on), OCP min 10.31A & MAX 13.39A
 design at 10A
 voltage(type)=1.5V




S3 reduce stuff PQ30
 S3 reduce not stuff G3,G4
 normal not stuff PQ30
 normal stuff G3,G4



		MICRO-STAR INT'L CO.,LTD.	
Title			
DIMM & SMDR VTERM			
Size	Document Number		Rev
B	MS-1251		0D
Date:	Friday, October 15, 2010	Sheet	34 of 39



 MICRO-STAR INT'L CO.,LTD.	
Title +VTT&1.8V	
Size B	Document Number MS-1251
Date: Friday, October 15, 2010	Rev 0D
Sheet 35	of 39






Figure 12. CSC Implementation



VID[6:0]=1,1,1,0,1,0,0,1
 DPRSLPVR=1(default) , IMVP.6.5
 VID[2:0] for MSID (Market Segment ID)
 VID[5:3] for CSC, CRB default '010' = 30A (Iccmax)




VID[5:3] will be used to provide IMON gain setting to CPU during POC



CPU SKU, ICC_CORE-MAX Maximum CPU Core Current	IMAX (IMON=900 mV)	CPU Gain Setting Set on Platform Via POC Lines	Equivalent Gain
Feature disabled		000	
ICC_CORE-MAX <= 20A	20A	010	45
20A < ICC_CORE-MAX <= 30A	30A	011	30
30A < ICC_CORE-MAX <= 40A	40A	100	22.5
40A < ICC_CORE-MAX <= 50A	50A	101	18
50A < ICC_CORE-MAX <= 60A	60A	110	15
60A < ICC_CORE-MAX <= 70A	70A	111	12.857
70A < ICC_CORE-MAX <= 90A	90A		10


- NOTES:
- VID[2:0] "Reserved" - default VID[2:0]='111' - option to change default should be provided on the motherboard.
 - VID[5:3] will be used to provide IMON gain setting to CPU during CSC (see Section 5).
 - VID[6] "Reserved" - default VID [6]='0' - option to change default should be provided on the motherboard.
 - DPRSLPVR will be used to identify type of CPU core VR controller. DPRSLPVR='1' for IMVP-6.5-compliant controller.
 - PSI# - "Reserved" - default PSI#='0' - option to change default should be provided on the motherboard.

<http://hobi-elektronika.net>



MSI			
MICRO-STAR INT'L CO.,LTD.			
Title			
Graphic Core			
Size	Document Number	Rev	
Custom	MS-1251	00	
Date:	Friday, October 15, 2010	Sheet	37 of 39



		MICRO-STAR INT'L CO.,LTD.	
Title			
+1.8V			
Size	Document Number		Rev
Custom	MS-1251		0D
Date:	Friday, October 15, 2010	Sheet	38 of 39

0A->0B

1. Change Intel LAN port form PCIE port1 to port6
2. Install R125 for MDC function
3. NC R134 and R237
4. Change PR53 to 46.4K
5. Change PR160 to 39.2K
6. Change PRT8 PRT4 to Mureta components
7. Remove PU resistor R137 for TPM address setting
8. Modify R157 to 180 Ohm to match buzzer spec
9. Remove G1
10. Chane R141 PU Power from +3VSUS to +3VRUN
11. Change PCH GPIO port to GPIO8 and GPIO13 for G-sensor INT0 and INT1 function
12. Add debug board solution in PCIE mini card CON14
13. Change Finger print detect function R12 from daughter board to Main board
14. Change Touch pad PU resistor R260 and R261 form daughter board to Main board
15. Change PM_LANPHY_ENABLE PU power form +3VSUS to +V3.3M
16. Increase HDMI circuit page23
17. Increase U22 LAN switch chip
18. Increase CON22 BTB connector for SABER daughter board
19. Increase SATA4 for SABER PCIE-slot SSD solution
20. Remove BIOS ROM socket
21. Increase FPC3 for SABER Keyboard
22. Change CON5 pins assignment for match both panel 13" & 12"
23. Change CON11 to 4 pins connector for SABER and KAGUYA
24. spreat 3V 5V OCP control circuit Increase PR172 PQ57
25. change RUND volteage Increase charge pump circuit PC157 PC158 PC159 PC160 PC161 PD11 PD12 R256
26. change 3V ocp set PR173
27. change 5V ocp set PR160
28. modify 5V choke temperature heat change PL12
29. change dimm ocp set PR53
30. modify +V1.05_LAN_M response change choke PL2
31. change CPU ocp set PR134
32. change CPU VDDP decoupling capacitor PC60
33. change GFX VDDP decoupling capacitor PC100
34. change EC50, EC17, to 00hm ER15 and ER16
35. separate RN4 to R265, R266, R267 and R268 for layout
36. Change R34 pull high power form +3VRUN to +3VSUS
37. Increase ECN5 for SABER
38. Increase U34
39. Increase PR94, PR95, PR174
40. Change R214, R224 to 1% tolerance
41. Change R225 to 24K1%
42. Increase C329 for CRT ripple
43. Increase C238 and R263.
44. Change PF6 to 2A
45. Increase R90, R91, R264 for KAGUYA
46. Increase R127
47. Increase R272
48. Increase R274 for KAGUYA FP_DET, R373 for SABER WLAN_LED#
49. Change power source form +3VSUS to +3VRUN (U13, U14, U15, R223, R235)
50. Increase R275
51. Increase U33, R277 and C332 for CARD_RST#
52. Increase R278 for ODD_DET#
53. Change PL12 to CH-2.2u14A
54. Change PR160 to 45.3KR1%

0B->0C

1. Exchange SATA HDD TX and RX signal
2. Increase R280 for SABER power sequence
3. Increase G1 for SABER
4. Increase R282 for SABER
5. Change HDD connector CON8
6. Increase KEY1, MYL1, MYL2 and CPU bracket BKT1 by ME
7. Increase EMI cap EC166-EC173
8. Increase C333 install C243=0.22u R112=270K R276=27K C301-2.2u for avoid +3V_WLAN inrurcurrent
9. Increase R286 and install C238=0.1u R20=270K R263=27K for avoid LCD_SRC inrurcurrent
10. Increase ED13, and install EC6,EC112,EC113,EC116,EC117,EC153,EC155,EC76 10nF by EMI
11. Increase ECN6,ECN7 by EMI
12. Change C410 form 10u to 1u
13. Increase net SIM_CD and R283 for SIM detect function
14. Change RGP Phi solution C356 c360 c364 c366 c368 c371 to 4.7pf,C359 C367 C369 to 10pf
15. Change USB switch IC U2 to MAX14550EETB for Ipod charger solution.


0C->0D

1. Increase R290 and NC PF15
2. Change C301 form 1uF to 2.2uF, C243 form 0.1uF to 0.22uF
3. Change R272 form 0603 to 0805
4. Remove ECBI,ECB2,EC84,EC83,EC89,EC90.
5. Change C238 form 0402 to 0603
6. Change C376 to 0.01u
7. Change C238 form 0.1u to 1u
9. Change Q9 and increase R291
10. Change PC119 from 0.22u to 0.1u

0D ->10

1. change UME15, UME21, UME22 footprint to H_R276D106_V8
2. change PC35 from 4700p to 0.01uF, PR120 from 6.04K to 5.1K
3. increase mylar6, mylar7, mylar8, mylar9
4. Remove L18, L19, L20; change C356, C366, C368 to 4.7p; change C359, C367, C369 to 4.7p and C360, C364, C371 to 10p
5. increase 0R R292~R296
6. change R20 to 620K and R263 to 62K

<http://hobi-elektronika.net>

 MICRO-STAR INT'L CO.,LTD.	
Title	
History	
Size	Document Number
A	MS-1251
Date:	Rev
Monday, October 18, 2010	0D
Sheet	of
39	38