



MS-96B9 Ver:1.0

CPU:

Intel Penryn
1066-MTs Source-Synchronous (FSB)

System Chipset:

Intel CANTIGA
Intel ICH9ME

On Board Chipset:

WINBOND Super I/O -- W83627DHG
LAN1 -- 82567LM Boazman
LAN2 -- Intel 82573LM
LAN3 -- Intel 82551QM(10/100M)
BIOS -- SPI ROM 4MBit

Main Memory:

DDRII * 2 DIMM (Max 4GB)

Expansion Slots:

PCI-EX16*1
PCI-EX4*1
PCI 2.2 Slot X 2

PWM:


Controller
Intersil ISL6262ACRZ-T 2 Phase

Clock Generator:

Controller--ICS9LPRS113













Title	Page
Cover Sheet	1
Block diagram	2
System SMBus Block	3
System Reset and Power on MAP	4
System Clock	5
Penryn (HOST BUS)	6
Penryn (POWER/GND)	7
CANTIGA-1 (HOST BUS)	8
CANTIGA-2 (VGA)	9
CANTIGA-3 (DDRII)	10
CANTIGA-4 (POWER-1)	11
CANTIGA-5 (POWER-2)	12
CANTIGA-6 (VSS)	13
DDRII DIMM 0	14
DDRII DIMM 1	15
DDR2 TREMINATION	16
D-Sub 15Pin Video Connector	17
CLOCK GEN	18
ICH9ME-1 (CPU/IDE/Azalia)	19
ICH9ME-2 (PCI/USB/PCIE/DMI)	20
ICH9ME-3 (SM BUS/GPIO)	21
ICH9ME-4 (POWER/GND)	22
LAN1 82567LM	23
LAN2_82573L Signal	24
LAN2_82573L Power&Connect	25
LAN3 LU82551QM	26
LAN CONN	27
PCI -Express X 16/4 Port	28
PCI 0,1	29
ITE/IT8213F IDE	30
SIO W83627DHG(KBC/EC/uP)	31

Title	Page
FAN,ATX	32
Front Panel	33
USB	34
POWER 5VDIMM/3VSB/+1.5V	35
POWER VTT_DDR/+3VM/+3VM_WOL/+1.8VDIMM	36
M_Graphics Core +1.05VM/VTT	37
M_CPU power V_CORE	38
Screw/EMI	39
GPIO BUFFER	40
POWER MAP	41



<http://laptopmotherboard-schematic.blogspot.com/>


MSI CORPORATION			
Title	Block diagram		
Size	Document Number	Rev	
Custom	MS-96B9	1.0	
Date:	Tuesday, June 24, 2008	Sheet	2 of 41



<http://laptop-motherboard-schematic.blogspot.com/>

MSI CORPORATION			
System SMBus Block			
Size	Document Number	Rev	
Custom	MS-96B9	1.0	
Date:	Tuesday, June 24, 2008	Sheet	3 of 41


MS-96B4 SYSTEM RESET & POWER ON SEQUENCING BLOCK DIAGRAM





<http://laptop-motherboard-schematic.blogspot.com/>

MSI CORPORATION			
Title: System Reset and Power on MAP			
Size: Custom	Document Number: MS-96B9	Rev: 1.0	
Date: Tuesday, June 24, 2008	Sheet: 4	of 41	

MS-96B4 CLOCK BLOCK DIAGRAM



<http://laptop-motherboard-schematic.blogspot.com/>



Within 0.5"

Within 0.5"
25mils Spacing
COMP,2 -> 18mils
COMP,3 -> 5mils

Pin Number	AE8	AC8	AA8	AA7	V3	T2	N5
Dual Core	Vss	Vss	Vss	Vcc	Rsvd	Rsvd	Rsvd
Qual Core	BPM_2#[3]	Rsvd	Rsvd	BR1#	THRMD_2	THRMDA_2	BPM_2#[0]
Pin Number	M4	F6	F8	D3	D8	B2	D22
Dual Core	Rsvd	Rsvd	Vss	Rsvd	Vss	Rsvd	Rsvd
Qual Core	BPM_2#[1]	TDI_M	GTLREF_Control	TDO_M	Rsvd	BPM_2#[2]	GTLREF2


MSI CORPORATION




PENRYN-1 (HOST BUS)

Title: **PENRYN-1 (HOST BUS)**


Size: Custom Document Number: **MS-96B9** Rev: 1.0

Date: Wednesday, June 25, 2008 Sheet: 6 of 41





MSI CORPORATION		
Title CANTIGA-1 (HOST BUS)		
Size Custom	Document Number MS-96B9	Rev 1.0
Date: Wednesday, June 25, 2008	Sheet 8	of 41



Strapping Configuration

CFG5 (Default=High)	CFG6 (LOW)	CFG7 (Default=High)	CFG9 (LOW)	CFG16 (Default=High)	CFG19 (Default=Low)	CFG20 (Default=Low)	SDVO_CTRLDATA HIGH	L_DDC_DATA HIGH	DDPC_CTRLDATA HIGH
DMI#4	ITPM ENABLE	AMT Firmware will use TLS chipser suite with confidentiality	PCIe Graphics Lane:REVERSE	Dynamic ODT Enabled	DMI Lane Reversal: Normal Operation	Only SDVO or PCIe is operational	SDVO/HDMI/DP interface enable	LFP Card Present PCIe disable	HDMI/DP interface enable




MSI CORPORATION

File: **CANTIGA-2 (VGA)**


Size: Custom Document Number **MS-96B9** Rev: 1.0

Date: Wednesday, June 25, 2008 Sheet: 8 of 41


14 M_A_DQ[63:0] <<<



CANTIGA_PM




15 M_B_DQ[63:0] <<<




CANTIGA_PM

MSI CORPORATION		
Title		
CANTIGA-3 (DDRII)		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 10 of 41



CANTIGA_PM



CANTIGA_PM

VSS

VSS NCTF



VSS SCB

NC



MSI CORPORATION		
Title	CANTIGA-6 (VSS)	
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Tuesday, June 24, 2008	Sheet 13 of 41

10 M_A_DQ[63:0]





as close as DDRII-DIMM Trace : 10 mils

DDRII DIMM_1_CHA

<http://laptop-motherboard-schematic.blogspot.com/>

MSI CORPORATION		
Title	DDRII DIMM_A0	
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 14 of 41





DDR2 DIMM_2_CHB

as close as DDR2-DIMM Trace : 10 mils





<http://laptop-motherboard-schematic.blogspot.com/>

MSI CORPORATION		
Title: DDR2 DIMM_B0		
Size: Custom	Document Number: MS-96B9	Rev: 1.0
Date: Wednesday, June 25, 2008	Sheet: 15	of 41






MSI CORPORATION		
Title		
DDR2 TERMINATION		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 16 of 41


Video Connector




MSI CORPORATION		
Title		
D-Sub 15Pin Video Connector		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 17 of 41



CPU Table			FSB Freq (MHz)
BSEL[2]	BSEL[1]	BSEL[0]	
L	H	H	667 MHz
L	H	L	800 MHz



MSI CORPORATION		
Title		
CLOCK Generator (ICS9LPRS906)		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 18 of 41




BIOS Strap		
GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI (Default)
1	1	LPC

GNT#0 and SPI_CS#1 have a weak internal pull up.

don't pop until bios TPM code ready




SPI_MISO Strap function
 Hi -- Enable iTPM
 Low -- Disable iTPM

SPI BIOS




MSI CORPORATION		
ICH9ME-2 (PCI/USB/PCIE/DMI)		
Title	Document Number	Rev
	MS-96B9	1.0
Date: Wednesday, June 25, 2008	Sheet 20 of 41	

<http://laptop-motherboard-schematic.blogspot.com/>




MSI CORPORATION		
Title ICH9M-3 (SM BUS/GPIO)		
Size Custom	Document Number MS-96B9	Rev 1.0
Date: Wednesday, June 25, 2008	Sheet 21 of 41	




<http://laptop-motherboard-schematic.blogspot.com/>




MSI CORPORATION		
ICH9M-4 (POWER/GND)		
File	Document Number	Rev
Size	MS-96B9	1.0
Custom		
Date:	Wednesday, June 25, 2008	Sheet 22 of 41



MSI CORPORATION		
Title LAN(82567)		
Size	Document Number MS-96B9	Rev 1.0
Date	Wednesday, June 25, 2008	Sheet 23 of 41



NVM_PROT	empty	stuff
NVM protection	Enable	Disable
NVM_TYPE	empty	stuff
NVM Device Type	EEPROM	Flash
NVM_SHARED	empty	stuff
NVM Shared with ICH9	Disable	Enable



Use at 64KB SPI EEPROM for IPMI

Use ground test pin for IEEE test

MSI
MICRO-START INT'L CO.,LTD.

Title: LAN1_82573 Signal

Size: Document Number MS-96B9 Rev 1.0

Date: Wednesday, June 25, 2008 Sheet 24 of 41



PCI EXPRESS 4-PORT




MICRO-STAR INT'L CO.,LTD

PCI-Express X 16/4 Port

Size Custom	Document Description MS-96B9	Rev 1.0
Date: Wednesday, June 25, 2008		Sheet 28 of 41

<http://laptop-motherboard-schematic.blogspot.com/>

PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD20
MASTER = PCI_REQ#0
PCI_GNT#0




PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS






PCI SLOT 2 (PCI VER: 2.2 COMPLY)





IDSEL = AD21
MASTER = PCI_REQ#1
PCI_GNT#1

MSI CORPORATION		
Title	PCI 0,1 SLOT	
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 29 of 41




IDSEL ==>PCI_AD22
 REQ ==>PCI_REQ#2
 GNT ==>PCI_GNT#2
 IRQ ==>INT_PIRQC#








Pull Low to allow a host to recognize the absence of a device at Power-Up


IDE Connector




MSI CORPORATION		
Title ITE/IT8213F IDE		
Size Custom	Document Number MS-96B9	Rev 1.0
Date: Wednesday, June 25, 2008	Sheet 30 of 41	



USE 96A8 COM New P/N:N51-09M0091-F02




LPC I/O STRAPPING RESISTOR



RTSA#	L: CFAD=2E	H: CFAD=4E
GP50	L: TTL LEVEL	H: GTL LEVEL
SOUTA	L: KBC DISABLE	H: KBC ENABLE
DTRA#	L: DISABLE SPI	H: ENABLE SPI
FAN_SET	L: CPU1 PVM50%	H: CPU1 PVM100%

Hardware Monitor



<http://laptop2motherboard-schematic.blogspot.com/>

MSI CORPORATION

SIO W83627DHG

Title: SIO W83627DHG

Size: Document Number


Custom: MS-96B9

Date: Wednesday, June 25, 2008


Sheet: 31 of 41

Rev: 1.0


FAN CONTROL
SYSTEM FAN 1





SYSTEM FAN 2



CPU FAN



ATX Connector




FOR EMI










<http://laptop-motherboard-schematic.blogspot.com/>


Intel Front Panel





SUSLED	LED_SEL1	LED_SEL2	SLED	PLED	Single LED	Dual LED	
tri-state	1	1	0	0	X	X	for S5
tri-state	1	0	0	1	Green	Green	for S0
tri-state	0	1	1	0	Red	Red	for S3
tri-state	0	0	0	1	X	Red	
1-0-1-0..	0	1	0-1-0-1..	0	X	Red blinking	for S3 blinking
1-0-1-0..	0	0	0-1-0-1..	1-0-1-0..	Green blinking	Green-Red blinking	for S3 blinking



5VDIMM FOR DDR/AMT




5VDIMM




MSI CORPORATION		
Title		
POWER 5VDIMM/3VSB/+1.5V		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 35 of 41


DDR II 1.8V POWER



+3VM
90mA at AMT mode




+3VM_WOL for ICH9
150mA at S3/S4/S5




Default Tri-State from ICH9
 pull-up for default WOL after G3

DDR VTT Power

VTT_DDR



MSI CORPORATION		
Title: POWER VTT_DDR+3VM+3VM_WOL+1.8VDIMM		
Size: Document Number	Rev: 1.0	
Customer: MS-96B9		
Date: Wednesday, June 25, 2008	Sheet: 36	of 41



1.05VM for AMT

$I_{input} \times 5V = 1.05V \times 6.5A / 0.8$
 $I_{input} = 1.7A$
 $D = 1.05 / 5 = 0.21$
 $r_{ripple} = 6.5 \times 0.46 \times 0.89 / 1 = 2.66A$
 $2.66 / 1.7 = 1.56A$

TOTAL 6.5A

1.05VM for VTT & VGFX

$D = 1.05 / 5 = 0.21$
 $r_{ripple} = 13.75 \times 0.46 \times 0.89 / 1 = 5.63A$
 $5.63 / 1.7 = 3.31A$

CPU VTT	NB Graphic Core	NB VTT	SB	
2.5A	8.7A	0.85A	1.7A	= 13.75A

NOTE

VCC3
VEN=1.3V

21,31,35,38 SLP_S3# >> R225 X_0R_0402

32,35 ATX_PWR0K >> R200 0R_0402

C253 X_0.01u_25V_0402

C249 0.1u_16V_0402

VFB=0.764V

change 39.2k to 36.5k of Power term - VTT


change 9.33k to 6.8k of Power term

VTT

Current Limit at 13.75Amp

VTT

MSI CORPORATION		
Title		
M_Graphics Core +1.05VM/VTT		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 37 of 41



POWER TERM SUGGEST
D03-0480600-005 change to D03-0903BDB-N03


D=1.2V/12V=0.1
Iripple=45A*0.116x0.948/2phase=6.75A
6.75A/1.7=3.97A

POWER TERM SUGGEST
D03-0480600-005 change to D03-0903BDB-N03


Rdroop2=[N*Rdroop(DCR*G)-1]*Rin
R52=(2*2.1m(1.8m*0.83)-1)*1K=1.8K
Rdroop,Intel spec. ~2.1m Ohms

MSI CORPORATION		
Title	M_CPU power V_CORE	
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Wednesday, June 25, 2008	Sheet 38 of 41


IMPEDANCE TRACE




Optics Orientation Holes




RTC Battery




Mounting Holes



NB



CPU



MSI CORPORATION		
Title		
Screw & EMI		
Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Tuesday, June 24, 2008	Sheet 39 of 41

I/O GPIO setting

GPIO	Alt Func	I/O/NC	Power	Tol	Default	Signal Name
GPIO[0]	PMSYNC#	I/O	Core	3.3V	GPI	PM_SYNC#
GPIO[1]	GPIO1	I/O	Core	3.3V	GPI	SB_GPIO1
GPIO[2]	PIRQE#	I/OD	Core	5V	GPI	INT_PIRQE#
GPIO[3]	PIRQF#	I/OD	Core	5V	GPI	INT_PIRQF#
GPIO[4]	PIRQG#	I/OD	Core	5V	GPI	INT_PIRQG#
GPIO[5]	PIRQH#	I/OD	Core	5V	GPI	INT_PIRQH#
GPIO[6]	GPIO6	I/O	Core	3.3V	GPI	SB_GPIO6
GPIO[7]	GPIO7	I/O	Core	3.3V	GPI	SB_GPIO7
GPIO[8]	82551QM_WOL	I/O	Resume	3.3V	GPI	82551QM_WOL
GPIO[9]	WOL_EN	I/O	Resume	3.3V	Native	LAN_WOL_EN
GPIO[10]	SUS_PWR_ACK	I/O	Resume	3.3V	GPI	SUSWRACK
GPIO[11]	SMBALERT#	I/O	Resume	3.3V	Native	SMBALERT#
GPIO[12]	LAN_PHY_PWR_CTRL	I/O	Resume	3.3V	GPO	LAN_PHY_PCTRL
GPIO[13]	ENERGY_DETECT	I/O	Resume	3.3V	GPI	LPC_PME#
GPIO[14]	AC_PRESENT	I/O	Resume	3.3V	GPI	AC_PERSENT
GPIO[15]	UNUSED (DP)	I/O	Resume	3.3V	Native	UNUSED (DP)
GPIO[16]	DPRESLVR	I/O	Core	3.3V	GPO	PM_DPRESLVR
GPIO[17]	GPIO17	I/O	Core	3.3V	GPI	SB_GPIO17
GPIO[18]	GPIO18	I/O	Core	3.3V	GPO	SB_GPIO18
GPIO[19]	SATA1GP	I/O	Core	3.3V	GPI	SATA1GP
GPIO[20]	GPIO20	I/O	Core	3.3V	GPO	SB_GPIO20
GPIO[21]	SATA0GP	I/O	Core	3.3V	GPI	SATA0GP
GPIO[22]	SCLOCK	I/O	Core	3.3V	GPI	SB_GPIO22
GPIO[23]	LDRQ1#	I/O	Core	3.3V	Native	LDRQ1#
GPIO[24]	MEM_LED	I/O	Resume	3.3V	GPO	SB_GPIO24
GPIO[25]	UNUSED (DP)	I/O	Resume	3.3V	Native	UNUSED (DP)
GPIO[26]	S4_STATE#	I/O	Resume	3.3V	Native	S4_STATE#
GPIO[27]	GPIO27	I/O	Resume	3.3V	GPO	LAN1_DISABLE#
GPIO[28]	GPIO28	I/O	Resume	3.3V	GPO	USB_EN
GPIO[29]	OC5#	I/O	Resume	3.3V	Native	USBOC#45
GPIO[30]	OC6#	I/O	Resume	3.3V	Native	USBOC#67
GPIO[31]	OC7#	I/O	Resume	3.3V	Native	USBOC#67
GPIO[32]	UNUSED (DP)	I/O	Core	3.3V	GPO	UNUSED (DP)
GPIO[33]	HDA_DOCK_EN#	I/O	Core	3.3V	GPO	SB_GPIO33
GPIO[34]	HDA_DOCK_RST#	I/O	Core	3.3V	GPO	SB_GPIO34
GPIO[35]	SATACLKREQ#	I/O	Core	3.3V	GPO	SB_GPIO35
GPIO[36]	SATA4GP	I/O	Core	3.3V	GPI	SATA2GP
GPIO[37]	SATA5GP	I/O	Core	3.3V	GPI	SATA3GP
GPIO[38]	SLOAD	I/O	Core	3.3V	GPI	MB_ID0
GPIO[39]	SDATAOUT0	I/O	Core	3.3V	GPI	MB_ID1
GPIO[40]	OC1#	I/O	Resume	3.3V	Native	USBOC#01
GPIO[41]	OC2#	I/O	Resume	3.3V	Native	USBOC#23
GPIO[42]	OC3#	I/O	Resume	3.3V	Native	USBOC#23
GPIO[43]	OC4#	I/O	Resume	3.3V	Native	USBOC#45
GPIO[44]	OC8#	I/O	Resume	3.3V	Native	USBOC#8_11
GPIO[45]	OC9#	I/O	Resume	3.3V	Native	USBOC#8_11
GPIO[46]	OC10#	I/O	Resume	3.3V	Native	USBOC#8_11
GPIO[47]	OC11#	I/O	Resume	3.3V	Native	USBOC#8_11
GPIO[48]	SDATAOUT1	I/O	Core	3.3V	GPI	SB_GPIO48
GPIO[49]	GPIO49	I/O	Core	3.3V	GPO	SB_GPIO49
GPIO[50]	REQ1#	I/O	Core	5V	Native	PCI_REQ#1
GPIO[51]	GNT1#	I/O	Core	3.3V	Native	PCI_GNT#1
GPIO[52]	REQ2#	I/O	Core	5V	Native	PCI_REQ#2
GPIO[53]	GNT2#	I/O	Core	3.3V	Native	PCI_GNT#2
GPIO[54]	REQ3#	I/O	Core	5V	Native	PCI_REQ#3
GPIO[55]	GNT3#	I/O	Core	3.3V	Native	PCI_GNT#3
GPIO[56]	GLAN_DOCK#	I/O	Resume	3.3V	GPI	GLAN_DOCK#
GPIO[57]	CLGPIO5	I/O	Resume	3.3V	GPI	3VSB
GPIO[58]	SPI_CS1#	I/O	Resume	3.3V	GPI	SPI_CS1#
GPIO[59]	OC0#	I/O	Resume	3.3V	Native	USBOC#01
GPIO[60]	LINKALERT#	I/O	Resume	3.3V	Native	SMB_LINK_ALERT#

Super IO GPIO setting

GPIO	Alt Func	Power	Signal Name	I/O
GPIO[20]	CPUFANIN1	Core	CPU_FANPWM	Output
GPIO[21]	CPUFANOUT1	Core	CPUFANIN	Input
GPIO[22]	SCE# / PLED / WDIO#	Core	unused	
GPIO[23]	SKC	Core	FAN_TYPE	Output
GPIO[24]	MSDATA	Resume	MSDATA	
GPIO[25]	MCLK	Resume	MCLK	
GPIO[26]	KBDATA	Resume	KBDATA	
GPIO[27]	KBCLK	Resume	KBCLK	
GPIO[30]	GP30	Resume	unused	Output
GPIO[31]	GP31	Resume	unused	Output
GPIO[32]	RSTOUT2# / SCL	Resume	unused	
GPIO[33]	RSTOUT3# / SDA	Resume	unused	
GPIO[34]	RSTOUT4#	Resume	unused	Output
GPIO[35]	GP35	Resume	unused	Output
GPIO[36]	GP36	Resume	unused	Output
GPIO[37]	GP37	Resume	unused	Output
GPIO[40]	RIB#	Resume	unused	
GPIO[41]	DCDB#	Resume	LED_SEL1	
GPIO[42]	RTX / SOUTB	Resume	unused	
GPIO[43]	RRX / SINB	Resume	unused	
GPIO[44]	DTRB#	Resume	unused	
GPIO[45]	RTSB#	Resume	unused	
GPIO[46]	DSRB#	Resume	LED_SEL2	
GPIO[47]	CTSB#	Resume	unused	
GPIO[50]	EN_VRM10 / WDIO#	Resume	WDIO#	Output
GPIO[51]	RSMRST#	Resume	RSMRST#	Output
GPIO[52]	SUSB#	Resume	SLP_S3#	Input
GPIO[53]	PSON#	Resume	ATX_PSON#	Output
GPIO[54]	PWROK	Resume	unused	Output
GPIO[55]	SUSLED	Resume	SUSLED	Output
GPIO[56]	PSIN#	Resume	PSIN#	Input
GPIO[57]	PSOUT#	Resume	PWRBTN#	Output
GPIO[60]	RIA#	Core	RIA#	
GPIO[61]	DCDA#	Core	DCDA#	
GPIO[62]	SOUTA / PENKBC	Core	SOUTA	
GPIO[63]	SINA	Core	SINA	
GPIO[64]	DTRA# / PENROM	Core	DTRA#	
GPIO[65]	RTSA# / HEFRAS	Core	RTSA#	
GPIO[66]	DSRA#	Core	DSRA#	
GPIO[67]	CTSA#	Core	CTSA#	


PCI routing

Device	Interrupt	ID select	REQ&GNT
PCI slot 1	INT_PIRQ#A INT_PIRQ#B INT_PIRQ#C INT_PIRQ#D	AD20	PCI_REQ#0 PCI_GNT#0
PCI slot 2	INT_PIRQ#B INT_PIRQ#C INT_PIRQ#D INT_PIRQ#A	AD21	PCI_REQ#1 PCI_GNT#1
ITE IT8213F	INT_PIRQC#	AD22	PCI_REQ#2 PCI_GNT#2
LAN 82551QM	INT_PIRQD#	AD23	PCI_REQ#3 PCI_GNT#3

MSI CORPORATION

GPIO BUFFER

Size	Document Number	Rev
Custom	MS-96B9	1.0
Date:	Tuesday, June 24, 2008	Sheet 40 of 41



MICRO-STAR INT'L CO.,LTD.		
Title: POWER MAP		
Size: Custom	Document Number: MS-96B9	Rev: 1.0
Date: Tuesday, June 24, 2008	Sheet: 41	of 41