

EXTERNAL CLOCK GENERATOR

CS9LPRS472 16

AMD S1G2 PROCESSOR
638-Pin uFCPGA 638
CPU REV 11 5,6,7,8

UNBUFFERED DDR2 NEAR SODIMM 9,10
200-PIN DDR2 SODIMM
UNBUFFERED DDR2 FAR SODIMM 9,10
200-PIN DDR2 SODIMM

HT3 2600Mhz
5.2GT/s
16x16

ATI NB - RS780 RX780
HyperTransport LINK3 CPU I/F
DX10 IGP
LVDS/TVOUT/TMDS
1 X16 PCIE GFX I/F
1 X4 A-Link II-E I/F WITH SB
6 X1 PCIE GPP I/F
11,12,13,14,15

ATI VGA - M82S
22,23,24,25,26,28,29
667M GDDRIII 27
667M GDDRIII 27
VGA CON 40
LVDS CON 40
HDMI 41

Option Orange for MS13321
Option Green for MS13331

RTL8111B PCIE ETHERNET 33
Express CARD USB7 31
MINI-PCIE USB1 38
MINI-PCIE USB0 38

A-LINK II
PCIE1.1
1X4 Lanes
2.5Gbps/L

ATI SB - SB700
USB 2.0 (12 PORTS)
SATA II (6 PORTS)
ATA 66/100/133
SMBus 2.0
SPI I/F
LPC I/F
ACPI 2.0
INT RTC
HW MONITOR
PCI/PCI BDGE
17, 18, 19, 20, 21

SATA 1.5/2.5/3Gbps SATA H.D.D. CONN. 37
UP TO SATAII
SATA 1.5/2.5/3Gbps SATA O.D.D. CONN. 37

USB3 FINGER PRINT 36
CAMERA USB2 36
USB4 36 USBCONN1
USB5 36 USBCONN2
USB6 36 USBCONN3
BLUETOOTH USB8 36
3in1 CONNECTOR 30
RTS5158 USB9 CARD READER 30


HD AUDIO I/F ALC888 HD CODEC 34
EARPHONE JACK 35
FM2010 DSP 32
MICROPHONE JACK 35
ARRAY MICROPHONE 32

- CPU&RS780 HT VLDT POWER 44
- RS780 CORE POWER 48
- CPU CORE POWER 45
- SB700 & PCIE POWER 48
- SYSTEM MAIN POWER 46
- CPU MEMORY POWER 47
- BATTERY CHAGER 50
- DISCHARGE CIRCUIT 46

ENE3954 KBC ENE3945 39
CIR (DNI) 36

PS2 KBD MOUSE 39
SPT I/F SPI ROM 39

MSI MICRO-STAR INT'L CO.,LTD.
Title: **BLOCK DIAGRAM**
Size: Custom Document Number: **MS-13331** Rev: 0A
Date: Monday, August 20, 2007 Sheet 1 of 55



AMD S1G2	
CPU_VDDA_RUN	VCCA 2.5V
CPU_VDD0_RUN	VDD0 CORE 0.375-1.500V
CPU_VDD1_RUN	VDD1 CORE 1.375-1.500V
CPU_VDDNB_RUN	VDDNB CORE 1.375-1.500V
+1.2V	TPDA VDT 1.2V TPDA
CPU_VDDIO_SUS	VDD MEM TPDA
CPU_VTT_SUS	VTT_MEM TPDA

DDRII SODIMM2--SYSTEM	
CPU_VDDIO_SUS	VDD MEM 4A
CPU_VTT_SUS	VTT_MEM 0.5A

DDRII SIDE PORT MEMORY	
+1.8V	VDD MEM

CLOCK GEN	
+1.2V	1.2V 0.2A
+3.3V	3.3V 0.5A

HD CODEC	
+3.3V	3.3V CORE 0.3A
+5V	5V ANALOG 0.1A

RS780	
+1.2V	VDDHTTX 1.2V 0.5A
+1.1V	VDDHTRX 1.1V 0.45A
+1.2V	VDDHT 1.1V 0.6A
+1.8V	VDDPCIE 1.1V 0.7A
+1.8V	VDDA18 1.8V 0.25A
+3.3V	VDDC 1.0V-1.1V 7A
+1.8V	VDDG33 3.3V 0.03A
+1.8V	VDDG18 1.8V 0.005A
+1.8V	VDD18_MEM 1.8V 0.005A
+1.8V	VDD_MEM 1.8V 0.15A
+3.3V	AVDD 3.3V 0.135A
+1.8V	VDDL18 0.08A
+3.3V	VDDL33 0.22A
+1.8V	PLLs 1.8V 0.1A
+1.8V	PLLs 1.1/1.2V 0.15A

GBIT ENTHENET	
+1.2VDUAL	1.2V 0.5A
+2.5VDUAL	2.5V 0.5A
+3.3VDUAL	3.3V 0.5A

SMSC1100--EC	
+3.3VDUAL	3.3V 0.5A

LCD PANEL	
+3.3V	3.3V 1.5A
+5V	5V 0.5A

BACK LIGHT	
+5V	LED_BL
+VIN	+VDD_MAIN

USB X2 FR	
+5VDUAL	5VDual

USB X7 FR	
+5VDUAL	5VDual

EXPRESS CARD	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

MINI PCIE SLOT1	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

MINI PCIE SLOT2	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

MINI PCIE SLOT2	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

SB SB700	
+1.2V	PCIE IO 0.8A
+1.2V	PCIE PVDD 80mA
+1.2V	ATA I/O 0.2A
+1.2V	ATA PLL 0.01A
VDD33_18	3.3V OR 1.8V I/O 0.45A
+1.2V	SB CORE 0.6A
+1.2VDUAL	1.2V S5 PW 0.22A
+3.3VDUAL	3.3V S5 PW 0.01A
+3.3VDUAL	USB I/O 0.2A
+1.2VDUAL	USB CORE 0.2A
VDD33_18	


MXM HE	
+1.8V	MXM_VDD_1.8V
+2.5V	MXM_VDD_2.5V
+3.3V	MXM_VDD_3.3V
+5V	MXM_VDD_5V
+VIN	MXM_VDD_MAIN

MSI MICRO-STAR INT'L CO.,LTD.

Title: **POWER DELIVERY CHART**


Size: Custom Document Number: **MS-13331** Rev: 0A


Date: Monday, August 20, 2007 Sheet: 2 of 55



GROUP B


GROUP A

 MICRO-STAR INT'L CO.,LTD.	
POWER SEQUENCE CHART	
Title Size Custom	Document Number MS-13331
Date: Monday, August 20, 2007	Rev 0A
Sheet 3 of 55	






* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side



SOCKET_638_PIN
BGA638P
N12-6380010-F02



LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS

NO STUB
Only for RS740




MSI Link to the Future
MICRO-STAR INT'L CO.,LTD.

Title: **SOCKET S1G2 HT I/F**

Size: Custom Document Number: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet 5 of 55

Processor Memory Interface



MSI MICRO-STAR INT'L CO., LTD.


Title: SOCKET S1G2 DDR2 MEMORY I/F

Document Number: MS-13331

Size: C Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 6 of 55

CPU_VDDA_2.5_RUN




MSI MICRO-STAR INT'L CO.,LTD.


Title: **SOCKET S1G2 CTRL**

Size: Document Number
Custpm: **MS-13331** Rev: 0A


Date: Wednesday, August 22, 2007 Sheet 7 of 55




BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE



PROCESSOR POWER AND GROUND




MSI MICRO-STAR INT'L CO.,LTD.

Title: **SOCKET S1G2 PWR & GND**

Size: Custom Document Number: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 8 of 55



LAYOUT: PLACE CLOSE TO DIMMs






MSI MICRO-STAR INT'L CO.,LTD.

DDR2 SODIMMS A/B CHANNEL

Rev 0A

MS-13331

Date: Wednesday, August 22, 2007 Sheet 9 of 55




MSI MICRO-STAR INT'L CO.,LTD.

Title: **DDR2 SODIMMS TERMINATIONS**

Size: Document Number
Custpm: **MS-13331** Rev 0A

Date: Wednesday, August 22, 2007 Sheet 10 of 55



AMD (215NDA7BKA11FG)
 FCBGA528_SMDR14_TEST
 B01-RX78005-A08

RS780M=301R
 RX780=1.21K

RS740/RX780/RS780 HT Link Differences:


Pin Name	RS740	RX780	RS780
HT_RXCALP	49.9R to GND	1.21K from HT_RXCALP to HT_RXCALN	301R from HT_RXCALP to HT_RXCALN
HT_RXCALN	49.9R to VDDHT	1.21K from HT_RXCALP to HT_RXCALN	301R from HT_RXCALP to HT_RXCALN
HT_TXCALP HT_TXCALN	100R from HT_TXCALP to HT_TXCALN	1.21K from HT_TXCALP to HT_TXCALN	301R from HT_TXCALP to HT_TXCALN


MSI
 Link to the Future
MICRO-STAR INT'L CO.,LTD.

Title
RX/RS780 HT LINK I/F

Size A Document Number **MS-13331** Rev 0A

Date: Wednesday, August 22, 2007 Sheet 11 of 55





MICRO-STAR INT'L CO.,LTD.

Title: **RX/RS780 PCI-E LINK&GPP**

Size B Document Number: **MS-13331** Rev 0A

Date: Wednesday, August 22, 2007 Sheet 12 of 55



RX740/RS740/RS780 difference table

	RS740	RX780	RS780
NB_PWRGD_IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP_OUT(default)/IN	OC	OC	OC/3.3V IN
LDT_STOP#_IN(default)/IN	3.3V IN	1.8V IN	3.3V IN/OC

*. CLMC mode: NB send LDT_STOP#. ALLOW_LDTSTOP will become input

STRP_DATA

	RX780	RS780
1.8V Pull up	Optionally	3.3V Pull up
Optionally connected to STRAP EPROM or PWM ckt)		

PA_RS780A3 PU = Optionally connected to STRAP EPROM

RS740/RX780/RS780 Northbridge Clock Input Table:

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66Mhz (SE)	100Mhz (DIFF)	100Mhz (DIFF)
HT_REFCLKN	NC	100Mhz (DIFF)	100Mhz (DIFF)
REFCLK_P	14Mhz (SE 3.3V)	14Mhz (SE 1.8V)	14Mhz (SE 1.1V) or 100Mhz (DIFF)
REFCLK_N	NC	NC	Vref(.55V) or 100Mhz (DIFF)
GFX_REFCLK	100Mhz (DIFF)	100Mhz (DIFF)	100Mhz DIFF (In/Out)*
GPP_REFCLK	NC	100Mhz (DIFF)	100Mhz DIFF (Out)
GPPSB_REFCLK	100Mhz (DIFF)	100Mhz (DIFF)	100Mhz (DIFF)

*" RS780 can be used as clock buffer to output two PCIE reference clocks. By default chip will configure in input mode, the BIOS can program it to output mode.

RX780/RS740/RS780 DEBUG PIN MAPPING


	RX780	RS740	RS780
DEBUG_OUT0	RED(DFT_GPIO0)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	GREEN(DFT_GPIO1)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	Y(DFT_GPIO2)	LVDS_BLON	LVDS_BLON
DEBUG_OUT3	BLUE(DFT_GPIO3)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL
	COMB_Pb(DFT_GPIO4)	X	X
	C_Pr(DFT_GPIO5)	X	X

MSI MICRO-STAR INT'L CO.,LTD.

Title: **RX/RS780 SYSTEM I/F**

Size: Custom Document Number: **MS-13331** Rev: 0A


Date: Wednesday, August 22, 2007 Sheet: 13 of 55



RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDDG18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V/1.5V	NC	+1.8V/1.5V	VDDLTP18	+1.8V	NC	+1.8V
VDDG33	+3.3V	NC	+3.3V	VDDL18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDL33	+3.3V	NC	NC

NB_VDD_MUX=>+1.1VRUN



RS780 VCCNB=1.1V
RX780 VCCNB 1.2V ERRATA RX780-004, FIX A21

MSI MICRO-STAR INT'L CO.,LTD.

Title: RX/RS780 POWER & GND


Size: Document Number

Custom: MS-13331



Date: Wednesday, August 22, 2007

Sheet 14 of 55


Rev 0A



Check the Orange in this page MS1332 whether DNI or Common



RS740/RX780/RS780: LOAD_EEPROM_STRAPS
 Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RX780: pin DFT_GPIO1
 RS780: pin SUS_STAT#



STRAP_DEBUG_BUS_GPIO_ENABLEB
 Enables the Test Debug Bus using GPIO.
 1 : Enable (RX780, RS780)
 0 : Disable (RX780, RS780)
 PIN: RX780-->NB_TV_C (pin DFT_GPIO5) ; RS780--> VSYNCP (pin VSYNCP)

RX740: DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]
 These pin straps are used to configure PCI-E GPP mode.
 000 : 00001
 001 : 00010
 010 : 01011
 011 : 00100
 100 : 01010
 101 : 01100
 111 : 01011

RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins:RX780_DFT_GPIO[4:2])
 111: 1-1-1-1-1 Mode L default
 110: 1-1-1-1-1 Mode L
 101: 2-0-2-0-2-0 Mode C2
 100: 2-0-2-0-1-1 Mode K
 011: 2-0-1-1-1-1 Mode E
 010: 1-1-1-1-1-1 Mode L
 001: 4-0-0-0-1-1 Mode C
 000: 4-0-0-0-2-0 Mode B

RS780: STRAP_PCIE_GPP_CFG[2:0] (configurable thru register settings only)
 1-1-1-1-1-1 Mode L default
 1-1-1-1-1-1 Mode L
 2-0-2-0-2-0 Mode C2
 2-0-2-0-1-1 Mode K
 2-0-1-1-1-1 Mode E
 1-1-1-1-1-1 Mode L
 4-0-0-0-1-1 Mode C
 4-0-0-0-2-0 Mode B

Adobe Acrobat Professional - [PA_RS780A3.pdf]

RS740/RX780/RS780 Straps:

STRAP Name	RS740	RX780	RS780	Comments
Load EPROM Straps	DFT_GPIO1	DFT_GPIO1	SUS_STAT#	Load Straps from EPROM connected through Strap and I2C_Clk pins
Strap_Debug_Bus_EN#	DFT_GPIO5	DFT_GPIO5	VSYNCP	Enables debug bus over Memory I/O pins or/and GPIOs
GPPSB_LINK_Config	DFT_GPIO[4:2]	DFT_GPIO[4:2]	Register settings only	Configures A-Link and GPP
Strap_Debug_Bus_PCIE_EN#	Not applicable	DFT_GPIO0	Register settings only	Enable Debug bus over x16 PCIe interface
SidePort_EN#	DFT_GPIO0	Not applicable	HSYNCP	Enables side port

Adobe Acrobat Professional - [42221_rs780m_ds_nda_0.02.pdf]

Pin Name	Type	Power Domain	Ground Domain	Functional Description
SUS_STAT#	I	VDD33	VSS	Suspend Status. SUS_STAT# from the south bridge is connected to the pin to gate the sideport memory I/Os when power is ramping up and the POWERGOOD signal to the RS780M is still low.

RS740/RX780/RS780: STRAP_SIDE-PORT MEMORY ENABLE

Enables Side port memory
 1 : Disable (RS740/RS780)
 0 : Enable (RS740/RS780)
 RS780: pin HSYNCP
 RX780: Not Applicable



Adobe Acrobat Professional - [42221_rs780m_ds_nda_0.02.pdf]

Pin Name	Type	Power Domain	Ground Domain	Integrated Termination	Functional Description
DAC_HSYNCP	A-O	VDD33	VSS	50kΩ programmable: PUI/PD/none	Display Horizontal Sync
DAC_VSYNCP	A-O	VDD33	VSS	50kΩ programmable: PUI/PD/none	Display Vertical Sync

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLED
 Enables Test debug bus over PCIe bus (Applicable to RX780 & RS780 Only)
 1. Disable (can be enabled thru nbocfg register)
 0 : Enable
 RX780: pin DFT_GPIO0
 RS780: configurable thru register setting only

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLED
 RX780: Enables the Test Debug Bus using PCIe bus
 1 : Disable (Can still be enabled using nbocfg register access)
 0 : Enable
 RS740/RS780: Enables Side port memory (RS780 use HSYNCP)
 1. Disable (RS740) Enable (RS780)
 0 : Enable (RS740) Disable(RS780)

Adobe Acrobat Professional - [42223_rx780_ds_nda_0.02.pdf]


Pin Name	Type	Power Domain	Ground Domain	Integrated Termination	Functional Description
DFT_GPIO[5:0]	I/O	VDD18	VSS	Pull Up	Outputs for DFT TESTMODE. The pins cannot be used for general GPIO functions.

MSI MICRO-STAR INT'L CO.,LTD.


Title: **RX/RS780-DVO**

Size: Custom Document Number: **MS-13331** Rev: 0A



Date: Wednesday, August 22, 2007 Sheet: 15 of 55



- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U11
- 2- PUT DECOUPLING CAPS CLOSE TO U11 POWER PIN




Parallel Resonance Crystal



Pin 6,7 Dynamic Over Clocking pin: real time frequency selection 0: Normal; 1: Frequency will transition to a preprogrammed value in the i2c.

when driven low SB_SRC clocks slow to reduced setpoint
only supported with custom CG IC



Place within 0.5" of CLKGEN

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)/100M DIFF	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF


* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.

EMI 07/23

X EC243	22P50N C0402 CPU_CLKP
X EC244	22P50N C0402 CPU_CLKN
X EC245	22P50N C0402 CLK_48M_USB
X EC246	22P50N C0402 PCIe_LAN_CLKP_R
X EC247	22P50N C0402 PCIe_LAN_CLKN_R

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock

* default



MSI MICRO-STAR INT'L CO.,LTD.

Title: **CLOCK GENERATOR**

Size: Custom Document Number: **MS-13331** Rev: 0A


Date: Wednesday, August 22, 2007 Sheet: 16 of 55



PLACE THESE PCIE AC COUPLING CAPS CLOSE TO U600




C608 AND C609 CLOSE TO U600




PLACE THESE COMPONENTS CLOSE TO U600, AND USE GROUND GUARD FOR 32K_X1 AND 32K_X2

CPU_PROCHOT# PU 3.3V BECAUSE FOR FAN CONTROL OTHERWISE, PU TO VDDIO.



PCI EXPRESS INTERFACE



PCI INTERFACE

CLOCK GENERATOR

LPC


RTC

CPU

AMD T218S7/EALAT11FG) FCBGA528 B01-SB70005-A08





SB700 Part 1 of 5



POWER EXPRESS SUPPORT

PE_GPI00 MXM RESET	H: Enable
PE_GPI01 MXM POWER ENABLE	H: Enable
PE_GPI02 MODE SWITCH(BY NB)	H:MXM
TMD5_HPD0 MXM HOT PLUG	L:NB






- CardReader
- Bluetooth
- ExpressCard
- Connector3
- Connector2
- Connector1
- FingerPrint
- WebCamera
- MiniPCIE2
- MiniPCIE1

TEST Pins

TEST0 TEST control data input
 TEST1 TEST control mode
 TEST2 Reserve TEST input

TEST2	TEST1	TEST0	TEST Mode	Description
0	0	0	None	Normal operation
0	0	1	Reserved	Reserved for ASIC debug
0	1	x	Test Mode	Enable Test Mode
1	x	x	Reserved	Reserved for ASIC debug

SB700 SB_TEST0, SB_TEST1, SB_TEST2 has internal 10K PD.






PLACE SATA AC COUPLING CAPS CLOSE TO SB700




ODD



HDD



NOTE:
PLACE SATA_CAL RES VERY CLOSE TO BALL OF U600






SERIAL ATA

SPI ROM

SATA PWR

HW MONITOR



MSI MICRO-STAR INT'L CO.,LTD.

Title: **SB700 SATA/IDE/HWM/SPI**


Size B: Document Number: **MS-13331** Rev 0A

Date: Wednesday, August 22, 2007 Sheet 19 of 55



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.

ERRATA PA_SB700AA1



VDD33_18
+1.8V : FLASH MEMORY MODE(DEFAULT)
+3.3V : IDE MODE

Please make a provision for trying to +3.3V_s0

POWER

GROUND


MSI MICRO-STAR INT'L CO.,LTD.

Title: **SB700 POWER & GND**

Size: Custom Document Number: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 20 of 55


NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	H,H = Reserved L,H = LPC ROM (DEFAULT) H,L = SPI ROM L,L = FW ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT		

DEBUG STRAPS SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM STRAPS	


Use 2.2K PD.

MSI MICRO-STAR INT'L CO.,LTD.

Title: **SB700 STRAPS**

Size: Custom Document Number: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 21 of 55



MSI MICRO-STAR INT'L CO.,LTD.


Title: **M82S PCI-E LINK**

Size: B Document Number: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 22 of 55

DVALID
 1.)Transport stream data valid input or general purpose I/O
 Note: Can be left unconnected if not used.
 2.)This signals is also used for video capture and as an initialization pin strap.
 3.)Internal use only. Other logic must not affect this signal during RESET.

PSYNC VGA_DIS(internal pull-down)
 VGA Disable determines whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space).
 0 - VGA Controller capacity enabled
 1 - The device will not be recognized as the system's VGA controller




HDMI

CRT

WITH M8x ASIC
 INSTALL M8x STRAP RESISTORS
 AND
 DO NOT INSTALL M7x STRAP
 RESISTORS

IF HOT PLUG DETECT IS NOT REQUIRED
 REMOVE ALL THIS LOGIC EXCEPT
 FOR 100K PULL DOWN

OPTIONAL 0 OHM STRAPS TO GROUND
 FOR RB,GB,BB AND R2B,G2B,B2B
 SEE DAC1, RGB AND DAC2, RGB
 SHEETS



3.3V TO 5V LEVEL SHIFTER LOGIC REQUIRED
 IF DDC1, DDC2 USED ON M8x OR DDC1, DDC2, DDC3
 USED ON M7x
 DDC3, DDC4 ARE 5V TOLERANT ON M8x

THE PINS WITH TEST POINTS
 ARE REQUIRED TO BE ACCESSIBLE
 FOR DEBUG AND BOUNDARY SCAN
 PURPOSES USING TEST POINT
 VIAS IF UNUSED OR COMPONENT
 PADS

ENSURE DEBUG ACCESS STRAP
 IS ALSO ACCESSIBLE
 SEE CONFIG STRAPPING PAGE

ACCESS TO ATI DEBUG PORT
 IS MANDATORY ON INITIAL
 PROTOTYPE DESIGNS

GPIO_17_THERMAL_INT
 Thermal monitor interrupt.
GPIO_17_THERMAL_INT is used for ASIC
 temperature control. It is connected to the ALERTb
 signal of the thermal monitor which measures the
 temperature of the ASIC. If the ASIC
 temperature falls outside a defined range, the ALERTb
 signal is asserted. Low level on
GPIO_17_THERMAL_INT causes M74/M72 to generate
 an interrupt (the polarity of this interrupt
 is programmable - the default is active low). Software
 can then activate the implemented
 temperature control scheme.

Power Control signals control the
 core voltage regulator.
 At Reset, these signals will be inputs
 with weak internal pull-down
 resistors.
 VBIOS can define these signals to be
 either 3.3V outputs or open drain
 outputs.
 The output state (high/low) of these
 signals is programmable for each
 PowerPlay state.

Back Bias (BB) control:
 When **GPIO_21_BB_EN = 0V** then
 back bias is disabled on the PCB (ie
BPA-VDDC and
BBN-VSS).
 When **GPIO_21_BB_EN = 3.3V** then
 back bias is enabled on the PCB.
 Can function as a GPIO if not
 required for BB control.

GPIO_22_ROMCSB
BIOS_ROM_EN
 Enable external BIOS ROM device
 0- Disable external BIOS ROM
 device
 1- Enable external BIOS ROM
 device


VREF0 VOLTAGE DIVIDER IS
(VREFG = VDDR4.5(1.8V)/3 = .6V)

**PLACE VREF DIVIDER
 AND CAP CLOSE TO
 ASIC**

MSI
MICRO-STAR INT'L CO.,LTD.

Title: **M82S I/O**
 Size: Custom Document Number
 Part Number: **MS-13331**
 Date: Wednesday, August 22, 2007 Sheet 23 of 55


RX780






VARY_BL
 LCD PWM (Pulse Width Modulated) output to adjust LCD brightness. Active high.
 LVTMA_BL_MOD_CNTL.LVTMA_BL_MOD_LEVEL can be used to control the backlight level by means of pulse width modulation.
 Alternatively, VARY_BL can be used to control backlight on/off (backlight enable) by setting LVTMA_BL_MOD_CNTL.LVTMA_BL_MOD_EN = 0.
 Note: External pull-down recommended


DIGON
 Controls Panel Digital Power On/Off
 Note: External pull-down recommended.

LVDS

 MICRO-STAR INT'L CO.,LTD.		
Title		
M82S LVDS		
Size	Document Number	Rev
Custom	MS-13331	0A
Date:	Wednesday, August 22, 2007	Sheet 24 of 55



VDDC>VDDR1>PCIE_VDDC>VDDR3



Back Bias Pins
 Back bias is a new feature which will require additional engineering verification and characterization. Prototype designs need to provide the option to disable/by-pass this feature.

+BBP
 Back Bias Enabled: (GPIO_21_BB_EN = 3.3V): 1.5V or 1.8V
 Back Bias Disabled: (GPIO_21_BB_EN = 0V): VDDC
 Connect to VBBP back bias regulator / generator.
 If back bias is not used, connect directly to VDDC.

-BBN
 Back Bias Enabled: (GPIO_21_BB_EN = 3.3V): -0.55V or -0.85V
 Back Bias Disabled: (GPIO_21_BB_EN = 0V): VSS
 Connect to VBBN back bias regulator / generator.
 If back bias is not used connect directly to VSS.

VDD_CT (External TMSD enabled External TMSD enabled 120mA)
 Level translation between core and I/O, excluding memory receivers.
 VDD_CT must remain powered whenever the ASIC is powered.



VDDR4
 DVOA_MSB_VMODE register bit; '1' - 3.3V(default); '0' - 1.8V

VDDR5
 DVOA_LSB_VMODE register bit; '1' - 3.3V(default); '0' - 1.8V

VDDRH
 Dedicated power pins for memory clock pads for each channel.
 Should have the same voltage level as VDDR1.


		MICRO-STAR INT'L CO.,LTD.	
Title			
M82S PWR&GND			
Size	Document Number	Rev	
Custom	MS-13331	0A	
Date:	Wednesday, August 22, 2007	Sheet	25 of 55

MEMORY INTERFACE



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



MEMTEST This pin is used to control the variable drive capability of the memory section I/Os. 240Q PL






FOR DUAL RANK CONNECTIONS USE THE CSx#_1 CHIP SELECT PINS

MSI MICRO-STAR INT'L CO.,LTD.

Title: **M82S MEMORY**


Size B: Document Number: **MS-13331** Rev 0A

Date: Wednesday, August 22, 2007 Sheet 26 of 55



DDR3 MEMORY CONTROL SIGNAL PULLUP RESISTOR VALUES MAY CHANGE BETWEEN M6AS.M6AS.M7S5 AND M7S2. SEE DATA BOOK FOR LATEST INFORMATION

CHECK M82S Spec.





GDDR3 32MX32 MEMORY

HY5RS123235BFP-14
 VDD/VDDQ=1.8V 700MHz
 1400Mbps/pin(Max Data Rate)
 POD_18(Interface)

	32M x 32
Configuration	4M x 32 x 8 banks
Refresh Count	8 k
Bank Address	BA0 - BA2
Row Address	A0-A12
Column Address	A0-A7, A9
AP Flag	A8

V4 Scan Enable.
 Logic HIGH would enable the device into scan mode and will be disabled at logic LOW.
 Must be tied to GND when not in use.




MSI MICRO-STAR INT'L CO.,LTD.

Title: GDDR3 32X32M

Size: Custom Document Number: MS-13331

Date: Wednesday, August 22, 2007 Sheet 27 of 55

RX780





FOR M7x
INSTALL LVDDR TO +3.3V AND LVDDC TO 1.8V WITH SEPARATE FILTERS
DO NOT INSTALL STRAP RESISTOR
FOR M8x
INSTALL LVDDR AND LVDDC TO +1.8V WITH THE ONE LVDDC FILTER
DO NOT INSTALL LVDDR FILTER
INSTALL STRAP RESISTOR

FOR M8x
INSTALL DPA_VDDR TO +1.1V AND DPB_VDDR TO +1.1V WITH SEPARATE FILTERS
DO NOT INSTALL STRAP RESISTOR
FOR M7x
INSTALL DPA_VDDR AND DPB_VDDR TO +1.8V WITH THE ONE DPA_VDDR FILTER
DO NOT INSTALL DPB_VDDR FILTER
INSTALL STRAP RESISTOR

PLACE ALL DECOUPLING CAPS CLOSE TO THE ASIC
 * AND RUN DEDICATED TRACES FROM ASIC PINS TO JOIN THE GROUND PLANE WITH ONE VIA AT THE CAP

THE OPTIMAL +BBP OFFSET VOLTAGE (POWERPLAY VDDC MINUS 1.5V OR 1.8V RAIL) IS YET TO BE DETERMINED

THE OPTIMAL -BBN OFFSET VOLTAGE (0V MINUS -.6V TO -.9V) IS YET TO BE DETERMINED BUT MAX1673 DIVIDER RESISTORS MUST BE ADJUSTED FOR THE SAME OFFSET AS +BBP



BB_ENA = 0V FOR BACK BIASING DISABLED
 MAX1673 SHUTDOWN
 -BBN = 0V VIA MAX1673 INTERNAL 1 OHM TO GROUND
 N FET A = OFF, P FET B = OFF, N FET C = ON
 +BBP = VDD_CORE

BB_ENA = +3.3V FOR BACK BIASING ENABLED
 MAX1673 ENABLED
 -BBN = -.85V
 N FET A = ON, P FET B = ON, N FET C = OFF
 +BBP = +1.8V

PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE


MSI MICRO-STAR INT'L CO.,LTD.

Title: **M82S PWR & FILTER**

Size: Custom Document Number: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 28 of 55

CHECK M82S Spec. and Reference Schematic and ATI FAE



GPIO22=0 GPIO_9 GPIO_[13:11]= CONFIG[3:0]

- a) If BIOS_ROM_EN = 1, then Config[3:0] defines the ROM type. See "ROM Configurations"
- b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. (Config 3 = don't care).

Size of the primary memory apertures	CONFIG[3:0]
128MB	x000
256MB	x001
512MB	x010
1GB	x011
1.2GB	x100
1GB	x101
2GB	x110
4GB	x111

CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				M8x	M7x
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS			
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA		0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7x) = HIGHT	NA		X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA		0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING = HIGH	X		X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED = HIGH	1		X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0		0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M8x) = HIGH	X		RSVD
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device	0		0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA		X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X		X X X X
VIP_DEVICE_STRAP_ENA	M82S_VSYNC#	IGNORE VIP DEVICE STRAPS = LOW	0		0
BIF_VGA_DIS	PSYNC	VGA ENABLED = LOW	0		0
BIF_HDMI_EN	M82S_HSYNC#	HDMI ENABLE = HIGHT (SEE NOTE 2)	X		X
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X		X X X X
BIF_GEN2_EN_A	GPIO5	Debug use only (disables PCI-E 5.0 GT/s negotiation) = LOW	0		


NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT


ATI RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE			
GPIO2 GPIO3 GPIO5 GPIO6 DVALID H2SYNC V2SYNC			
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
GENERICC GPIO21_BB_EN GPIO_28_TDO			

COMPONENTS SHOWN ARE EXAMPLES ONLY AND NOT NECESSARILY QUALIFIED

		MICRO-STAR INT'L CO.,LTD.	
Title			
M82S CONGIF STARP			
Size B	Document Number		Rev
	MS-13331		0A
Date:	Wednesday, August 22, 2007		Sheet 29 of 55



4 IN1 CARDREADER






MSI MICRO-STAR INT'L CO.,LTD.
 Link to the Future

Title: **CARD READER(RTS5158)**


Size: Custom Document Number: **MS-13331**

Date: Wednesday, August 22, 2007 Sheet 30 of 55



NEW CARD Connect



MICRO-STAR INT'L CO.,LTD.		
Title	NEW CARD & MDC	
Size	Document Number	Rev
Custom	MS-13331	0A
Date:	Wednesday, August 22, 2007	Sheet 31 of 55



MSI <small>Micro-Star International, Inc.</small>			MICRO-STAR INT'L CO.,LTD.		
Title Array Mic FM2010					
Size		Document Number		Rev	
Custom		MS-12221		1.0	
Date:		Wednesday, August 22, 2007		Sheet 32 of 55	




18 PCIE_WAKE#
 13,15,16,17,19,31,38,39 A_RST#
 12 PCIE_NB_LAN_TXP
 12 PCIE_NB_LAN_TXN

LAN_PEN1
 LAN_PEP1
 PCIE_LAN_CLKN
 PCIE_LAN_CLKP
 PCIE_LAN_NB_RXN
 PCIE_LAN_NB_RXP


Icc33=103mA
Total (LAN)=Icc33+Icc18+Icc15
=103+198+367
=668mA

Only for 8111B and 8100E



Icc18=198mA



Only for 8111B and 8100E





Icc15=367mA

MSI MICRO-STAR INT'L CO.,LTD.		
Title	GIGA LAN (RTL8111B)	
Size	Document Number	Rev
Custom	MS-13331	0A
Date:	Thursday, August 23, 2007	Sheet 33 of 55





	High (turn on)	Low (Mute)
DEPOP_MUTE#	Normal keep High	Power On/Down & S3
SPEAKER_MUTE#	Normal keep High	Line-out Jack IN




 MICRO-STAR INT'L CO.,LTD.	
Title: AUDIO(ALC883)	
Size B	Document Number: MS-13331
Date: Wednesday, August 22, 2007	Sheet 34 of 55





GAIN0	GAIN1	SE/BTL#
6dB	0	0
10dB	0	1
15.6dB	1	0
21.6dB	1	1
4.3dB	X	X




POWER ON/OFF/S3/S4 NOISE CONTROL



EarPhoneJack




SPEAKER



Close To Power Source
POWER ON/OFF/S3/S4 NOISE CONTROL

POWER ON/OFF/S3/S4 NOISE CONTROL



MicPhoneJack

Mobile Configuration:

(3 external jacks, 1 internal Mic, 2 sets stereo internal speaker)


Pin Assignment	Location	Re-tasking
FRONT (pin-35/36)	SPDIF jack, AMP	SPDIF output, AMP output(Int.SPKR), ?
SURR (pin-39/41)	X	X
CEN/LFE (pin-43/44)	X	X
SIDESURR (pin-45/46)	X	X
LINE1 (pin-23/24)	Line-in jack	Line input, ?
MIC1 (pin-21/22)	MIC-in jack	Mic input, ?
MIC2 (pin-16/17)	Int.MIC	Int.Mic input

MSI MICRO-STAR INT'L CO.,LTD.

Title: **AMP & SPK & MIC & SPK**


Size: Document Number
 Custom: **MS-13331** Rev: 0A

Date: Wednesday, August 22, 2007 Sheet: 35 of 55




MICRO-STAR INT'L CO.,LTD.		
USB,CIR,BT,FP,CAMERA		
Size	Document Number	Rev
B	MS-13331	0A
Date:	Wednesday, August 22, 2007	Sheet 36 of 55

2.5"HD DRIVE








PN & FOOTPRINT N/A

The MD (P4) pin is for ODD manufacturer debug




The PD (P1) pin is for host GIO to detect if the ODD is present or not. In the drive, the pin is "pull-low". So when host side detects this pin as high, then no device; when host side detect this pin as low, then the device present.

 MICRO-STAR INT'L CO.,LTD.	
Title SATA HDD/PATA CDROM CONN	
Size Custom	Document Number MS-13331
Date: Wednesday, August 22, 2007	Rev 0A
Sheet 37	of 55



		MICRO-STAR INT'L CO.,LTD.	
Title			
MINI-PCIE X2& LED & SW			
Size	Document Number	Rev	
Custom	MS-13331	0A	
Date:	Wednesday, August 22, 2007	Sheet	38 of 55




MSI
MICRO-STAR INT'L CO.,LTD.


Title: **KBC (ENE3925) & SPI ROM**


Size: Custom
Document Number: **MS-13331**




Date: Wednesday, August 22, 2007
Sheet: 39 of 55




Pin	Signal	Connector
1	====> GND	JLCD1
2	====> GND	1
3	====> GND	2
4	====> GND	17
5	====> GND	18
6	====> GND	20
7	====> GND	5
8	====> GND	6
9	====> GND	10
10	====> GND	8
11	====> GND	9
12	====> GND	11
13	====> GND	12
14	====> GND	14
15	====> GND	15
16	====> GND	18
17	====> GND	19
18	====> GND	20
19	====> GND	
20	====> GND	



 MICRO-STAR INT'L CO.,LTD.	
Title	
PWRGD	
Size	Document Number
Custom	MS-13331
Date:	Wednesday, August 22, 2007
Sheet	41 of 55
Rev	0A



 MICRO-STAR INT'L CO.,LTD.	
Title FAN	
Size A	Document Number MS-13331
Date: Wednesday, August 22, 2007	Rev 0A
Sheet 42 of 55	

M82S_VDDC>1.8VRUN>1.2VRUN>1.1VRUN


Current limit at 6A for 1.8V
Imax at 4A

Current limit at 13A for M82S
Imax at 15A


Control H = 1.1V
L = 0.95V

$$M82S_VDD_CORE = \frac{0.75 \cdot (PR48 + PR50 + PR51)}{PR50 + PR51}$$


Need to add a NOT Gate or change GPIO state
UVD STATE ==>1.1V
AC/DC STATE ==>0.95V





		MICRO-STAR INT'L CO.,LTD.	
Title: VGA POWER			
Size: Custom	Document Number: MS-13331		Rev: GA
Date: Wednesday, August 22, 2007	Sheet: 45	of 55	



Current limit at 10A for 1.8V
I_{max} at 7A



M82S_VDDC > 1.8VRUN > 1.2VRUN > 1.1VRUN




MSI MICRO-STAR INT'L CO.,LTD.

Title: **CPU GROUP A**


Size B Document Number: **MS-13331** Rev 0A


Date: Wednesday, August 22, 2007 Sheet 46 of 55





<http://laptop-motherboard-schematic.blogspot.com/>



MICRO-STAR INT'L CO.,LTD.			
Title	CPU GROUB B		
Size	Document Number	Rev	
Custom	MS-13331	0A	
Date:	Wednesday, August 22, 2007	Sheet	47 of 55




 MICRO-STAR INT'L CO.,LTD.	
Title: PWRGD	
Size: B	Document Number: MS-13331
Date: Wednesday, August 22, 2007	Rev: 0A
Sheet: 48	of 55




- 1: B-
- 2: SMCLK
- 3: SMDATA
- 4: BT Thermal
- 5: VBATA
- 6: VBATA



 MICRO-STAR INT'L CO.,LTD.	
Title Battery Select	
Size Custom	Document Number MS-13331
Date: Wednesday, August 22, 2007	Sheet 49 of 55
Rev 0A	

Adapter= 65 W
Adapter input voltage set 19 Voltage



CELLS=2
FLOAT=3 CELLS
REFIN=4 CELLS

4S1P: Charge current set 1.5 Amp
4S2P: Charge current set 3.0 Amp
Pre-charger: Charge current set 220mA


	ENCHG-1P	PRE_CHG	ENCHG	
	0	1	1	Pre-charge
	0	0	1	4S2P-Fast charge
	1	0	1	4S1P-Fast charge
	X	X	0	STOP CHARGE

MSI MICRO-STAR INT'L CO.,LTD.


Title: M Battery Charger

Size: Custom Document Number: MS-13331 Rev: 0A


Date: Wednesday, August 22, 2007 Sheet: 50 of 55




Normal Signal 60 Ohm



VRAM Signal 40 Ohm









Differential Pair 80 Ohm



RGB Signal 50 Ohm





USB_RCOMP Signal 35 Ohm



Differential Pair 100 Ohm



Differential Pair 90 Ohm




Differential Pair 72 Ohm































Differential Pair 93 Ohm



Differential Pair 85 Ohm



 MICRO-STAR INT'L CO.,LTD.	
Title: IMPEDANCE	
Size B	Document Number: MS-13331
Date: Wednesday, August 22, 2007	Sheet 51 of 55
	Rev 0A




MSI
MICRO-STAR INT'L CO.,LTD.

Title: EMI

Size B Document Number: MS-13331 Rev 0A

Date: Wednesday, August 22, 2007 Sheet 52 of 55



MSI
MICRO-STAR INT'L CO.,LTD.

Title: **ME Parts**

Size: B Document Number: **MS-12221** Rev: 1.0

Date: Wednesday, August 22, 2007 Sheet 53 of 55