

EXTERNAL CLOCK GENERATOR

CS9LPRS472 16

HT3 2600Mhz
5.2GT/s
16x16

AMD S1G2 PROCESSOR
638-Pin uFCPGA 638
CPU REV 11
5,6,7,8


UNBUFFERED DDR2 NEAR SODIMM 9,10
200-PIN DDR2 SODIMM
UNBUFFERED DDR2 FAR SODIMM 9,10
200-PIN DDR2 SODIMM

RTL8111B PCIE ETHERNET 33
Express CARD USB7 31
MINI-PCIE USB1 38
MINI-PCIE USB0 38

ATI NB - RS780M
HyperTransport LINK3 CPU I/F
DX10 IGP
LVDS/TVOUT/TMDS
1 X16 PCIE GFX I/F
1 X4 A-Link II-E I/F WITH SB
6 X1 PCIE GPP I/F
11,12,13,14,15

X16 PEIE I/F
ATI VGA - M82S 22,23,24,25,26,28,29
GDDRIII 27
GDDRIII 27
VGA CON 40
LVDS CON 40
HDMI 41

Option Orange for MS13321 & MS12241
Option Green for MS13331 & MS12251
Option below for Cross File Circuit



A-LINK II
PCIE1.1
1X4 Lanes
2.5Gbps/L

ATI SB - SB700
USB 2.0 (12 PORTS)
SATA II (6 PORTS)
ATA 66/100/133
SMBus 2.0
SPI I/F
LPC I/F
ACPI 2.0
INT RTC
HW MONITOR
PCI/PCI BDGE
17, 18, 19, 20, 21


SATA 1.5/2.5/3Gbps
SATA H.D.D. CONN. 37
UP TO SATAII
SATA 1.5/2.5/3Gbps
SATA O.D.D. CONN. 37
ALC888 HD CODEC 34
EARPHONE JACK 35
FM2010 DSP 32
MICROPHONE JACK 35
ARRAY MICROPHONE 32

- CPU&RS780 HT VLDT POWER 47
- RS780 CORE POWER 44
- CPU CORE POWER 47
- SB700 & PCIE POWER 44
- CPU MEMORY POWER 46
- M82S & GDDR III POWER 45
- SYSTEM MAIN POWER 43
- BATTERY CHAGER 50
- DISCHARGE CIRCUIT 43

USB3 FINGER PRINT 36
CAMERA USB2 36
USB4 36
USBCONN1
USB5 36
USBCONN2
USB6 36
USBCONN3
BLUETOOTH USB8 36
3in1 CONNECTOR 30
RTS5158 USB9
CARD READER 30

ENE3954 KBC ENE3945 39
CIR (DNI) 36

PS2
KBD MOUSE 39
SPT I/F
SPI ROM 39



AMD S1G2	
CPU_VDDA_RUN	VCCA 2.5V
CPU_VDD0_RUN	VDD0 CORE 0.375-1.500V
CPU_VDD1_RUN	VDD1 CORE 1.375-1.500V
CPU_VDDNB_RUN	VDDNB CORE 1.375-1.500V
+1.2V	TPDA VDDT 1.2V TPDA
CPU_VDDIO_SUS	VDD MEM TPDA
CPU_VTT_SUS	VTT_MEM TPDA

DDRII SODIMM2--SYSTEM	
CPU_VDDIO_SUS	VDD MEM 4A
CPU_VTT_SUS	VTT_MEM 0.5A

DDRII SIDE PORT MEMORY	
+1.8V	VDD MEM

CLOCK GEN	
+1.2V	1.2V 0.2A
+3.3V	3.3V 0.5A

HD CODEC	
+3.3V	3.3V CORE 0.3A
+5V	5V ANALOG 0.1A

RS780	
+1.2V	VDDHTTX 1.2V 0.5A
+1.1V	VDDHTRX 1.1V 0.45A
+1.2V	VDDHT 1.1V 0.6A
+1.8V	VDDPCIE 1.1V 0.7A
+1.8V	VDDA18 1.8V 0.25A
+3.3V	VDDC 1.0V-1.1V 7A
+1.8V	VDDG33 3.3V 0.03A
+1.8V	VDDG18 1.8V 0.005A
+1.8V	VDD18_MEM 1.8V 0.005A
+1.8V	VDD_MEM 1.8V 0.15A
+3.3V	AVDD 3.3V 0.135A
+1.8V	VDDL18 0.08A
+3.3V	VDDL33 0.22A
+1.8V	PLLs 1.8V 0.1A
+1.8V	PLLs 1.1/1.2V 0.15A

GBIT ENTHENET	
+1.2VDUAL	1.2V 0.5A
+2.5VDUAL	2.5V 0.5A
+3.3VDUAL	3.3V 0.5A

SMSC1100--EC	
+3.3VDUAL	3.3V 0.5A

LCD PANEL	
+3.3V	3.3V 1.5A
+5V	5V 0.5A

BACK LIGHT	
+5V	LED_BL
+VIN	+VDD_MAIN

USB X2 FR	
+5VDUAL	5VDual

USB X7 FR	
+5VDUAL	5VDual

EXPRESS CARD	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

MINI PCIE SLOT1	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

MINI PCIE SLOT2	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

MINI PCIE SLOT2	
+1.5V	1.5V (S0, S1) 0.7A
+3.3V	3.3V (S0, S1) 1.3A
+3.3VDUAL	3.3V (S3, S5) 0.3A

SB SB700	
+1.2V	PCIE IO 0.8A
+1.2V	PCIE PVDD 80mA
+1.2V	ATA I/O 0.2A
+1.2V	ATA PLL 0.01A
VDD33_18	3.3V OR 1.8V I/O 0.45A
+1.2V	SB CORE 0.6A
+1.2VDUAL	1.2V S5 PW 0.22A
+3.3VDUAL	3.3V S5 PW 0.01A
+3.3VDUAL	USB I/O 0.2A
+1.2VDUAL	USB CORE 0.2A
VDD33_18	


MXM HE	
+1.8V	MXM_VDD_1.8V
+2.5V	MXM_VDD_2.5V
+3.3V	MXM_VDD_3.3V
+5V	MXM_VDD_5V
+VIN	MXM_VDD_MAIN

MSI MICRO-STAR INT'L CO.,LTD.

Title: **POWER DELIVERY CHART**


Size: Custom Document Number: **MS-13331** Rev: 0B


Date: Tuesday, December 11, 2007 Sheet: 2 of 55



GROUP B


GROUP A

 MICRO-STAR INT'L CO.,LTD.	
POWER SEQUENCE CHART	
Title Size Custom	Document Number MS-13331
Date: Tuesday, December 11, 2007	Sheet 3 of 55
Rev 0B	






* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side



SOCKET_638_PIN
 BGA638P
 N12-6380010-F02



LAYOUT: Place bypass cap on topside of board
 NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
 PLACE CLOSE TO VLDT0 POWER PINS





NO STUB

Only for RS740


MSI <small>Link to the Future</small>		MICRO-STAR INT'L CO.,LTD.	
Title SOCKET S1G2 HT I/F			
Size Custom	Document Number MS-13331		Rev 0B
Date: Tuesday, December 11, 2007	Sheet 5	of 55	Rev 0B

CPU_VDDA_2.5_RUN







BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE



PROCESSOR POWER AND GROUND




MSI MICRO-STAR INT'L CO.,LTD.

Title: **SOCKET S1G2 PWR & GND**

Size: Custom
 Document Number: **MS-13331**
 Date: Tuesday, December 11, 2007

Rev: 0B
 Sheet: 8 of 55



6.10 MEM_MA_ADD[0..15] <<>

6.10 MEM_MA_BANK[2..0] <<>

6 MEM_MA_DM[0..7] <<>

6 MEM_MA_DQS0_F <<>
 6 MEM_MA_DQS1_F <<>
 6 MEM_MA_DQS2_F <<>
 6 MEM_MA_DQS3_F <<>
 6 MEM_MA_DQS4_F <<>
 6 MEM_MA_DQS5_F <<>
 6 MEM_MA_DQS6_F <<>
 6 MEM_MA_DQS7_F <<>

6 MEM_MA_DQS0_N <<>
 6 MEM_MA_DQS1_N <<>
 6 MEM_MA_DQS2_N <<>
 6 MEM_MA_DQS3_N <<>
 6 MEM_MA_DQS4_N <<>
 6 MEM_MA_DQS5_N <<>
 6 MEM_MA_DQS6_N <<>
 6 MEM_MA_DQS7_N <<>

6 MEM_MA_CLK1_P <<>
 6 MEM_MA_CLK1_N <<>
 6 MEM_MA_CLK7_P <<>
 6 MEM_MA_CLK7_N <<>

6.10 MEM_MA_CKE0 <<>
 6.10 MEM_MA_CKE1 <<>

6.10 MEM_MA_RAS# <<>
 6.10 MEM_MA_CAS# <<>
 6.10 MEM_MA_WE# <<>
 6.10 MEM_MA0_CS#0 <<>
 6.10 MEM_MA0_CS#1 <<>

6.10 MEM_MA0_ODT0 <<>
 6.10 MEM_MA0_ODT1 <<>

10,16,18,32 SDATA0 <<>
 10,16,18,32 SCLK0 <<>

+3VRUN | MEM_M_VREF_SUS 199

2 VREF

3 VSS0

4 VSS1

5 VSS2

6 VSS3

7 VSS4

8 VSS5

9 VSS6

10 VSS7

11 VSS8

12 VSS9

13 VSS10

14 VSS11

15 VSS12

16 VSS13

17 VSS14

18 VSS15

19 VSS16

20 VSS17

21 VSS18

22 VSS19

23 VSS20

24 VSS21

25 VSS22

26 VSS23

27 VSS24

28 VSS25

29 VSS26

30 VSS27

31 VSS28

32 VSS29

33 VSS30

34 VSS31

35 VSS32

36 VSS33

37 VSS34

38 VSS35

39 VSS36

40 VSS37

41 VSS38

42 VSS39

43 VSS40

44 VSS41

45 VSS42

46 VSS43

47 VSS44

48 VSS45

49 VSS46

50 VSS47

51 VSS48

52 VSS49

53 VSS50

54 VSS51

55 VSS52

56 VSS53

57 VSS54

58 VSS55

59 VSS56

60 VSS57

61 VSS58

62 VSS59

63 VSS60

64 VSS61

65 VSS62

66 VSS63

67 VSS64

68 VSS65

69 VSS66

70 VSS67

71 VSS68

72 VSS69

73 VSS70

74 VSS71

75 VSS72

76 VSS73

77 VSS74

78 VSS75

79 VSS76

80 VSS77

81 VSS78

82 VSS79

83 VSS80

84 VSS81

85 VSS82

86 VSS83

87 VSS84

88 VSS85

89 VSS86

90 VSS87

91 VSS88

92 VSS89

93 VSS90

94 VSS91

95 VSS92

96 VSS93

97 VSS94

98 VSS95

99 VSS96

100 VSS97

101 VSS98

102 VSS99

103 VSS100

104 VSS101

105 VSS102

106 VSS103

107 VSS104

108 VSS105

109 VSS106

110 VSS107

111 VSS108

112 VSS109

113 VSS110

114 VSS111

115 VSS112

116 VSS113

117 VSS114

118 VSS115

119 VSS116

120 VSS117

121 VSS118

122 VSS119

123 VSS120

124 VSS121

125 VSS122

126 VSS123

127 VSS124

128 VSS125

129 VSS126

130 VSS127

131 VSS128

132 VSS129

133 VSS130

134 VSS131

135 VSS132

136 VSS133

137 VSS134

138 VSS135

139 VSS136

140 VSS137

141 VSS138

142 VSS139

143 VSS140

144 VSS141

145 VSS142

146 VSS143

147 VSS144

148 VSS145

149 VSS146

150 VSS147

151 VSS148

152 VSS149

153 VSS150

154 VSS151

155 VSS152

156 VSS153

157 VSS154

158 VSS155

159 VSS156

160 VSS157

161 VSS158

162 VSS159

163 VSS160

164 VSS161

165 VSS162

166 VSS163

167 VSS164

168 VSS165

169 VSS166

170 VSS167

171 VSS168

172 VSS169

173 VSS170

174 VSS171

175 VSS172

176 VSS173

177 VSS174

178 VSS175

179 VSS176

180 VSS177

181 VSS178

182 VSS179

183 VSS180

184 VSS181

185 VSS182

186 VSS183

187 VSS184

188 VSS185

189 VSS186

190 VSS187

191 VSS188

192 VSS189

193 VSS190

194 VSS191

195 VSS192

196 VSS193

197 VSS194

198 VSS195

199 VSS196

200 VSS197

201 VSS198

202 VSS199

203 VSS200

204 VSS201

205 VSS202

206 VSS203

207 VSS204

208 VSS205

209 VSS206

210 VSS207

211 VSS208

212 VSS209

213 VSS210

214 VSS211

215 VSS212

216 VSS213

217 VSS214

218 VSS215

219 VSS216

220 VSS217

221 VSS218

222 VSS219

223 VSS220

224 VSS221

225 VSS222

226 VSS223

227 VSS224

228 VSS225

229 VSS226

230 VSS227

231 VSS228

232 VSS229

233 VSS230

234 VSS231

235 VSS232

236 VSS233

237 VSS234

238 VSS235

239 VSS236

240 VSS237

241 VSS238

242 VSS239

243 VSS240


244 VSS241

245 VSS242

246 VSS243

247 VSS244

248 VSS245





PART 1 OF 6

**HYPER TRANSPORT CPU
I/F**

U23A

RS780M_A12
FCBGA528_SMDR14_TEST
B01-RS78025-A08

 MICRO-STAR INT'L CO.,LTD.		
Title		
RX/RS780 HT LINK I/F		
Size	Document Number	Rev
A	MS-13331	0B
Date:	Tuesday, December 11, 2007	Sheet 11 of 55



MSI
Link of Our Passion

MICRO-STAR INT'L CO.,LTD.

Title: **RX/RS780 PCI-E LINK&GPP**


Size B: Document Number: **MS-13331** Rev 0B

Date: Tuesday, December 11, 2007 Sheet 12 of 55

RX740/RS740/RS780 difference table

	RS740	RX780	RS780
NB_PWRGD_IN	3.3V IN	1.8V IN	1.8V IN
ALLOW_LDTSTOP	OC	OC	OC/3.3V IN
LDT(default)/IN	3.3V IN	1.8V IN	3.3V IN/OC
LDT_STOP#	3.3V IN	1.8V IN	3.3V IN/OC
IN(default)/IN			

* CLMC mode: NB send LDT_STOP#, ALLOW_LDTSTOP will become input



STRP_DATA

	RX780	RS780
STRP_DATA	1.8V Pull up Optionally connected to STRAP EPROM or PWM ckt)	3.3V Pull up (Connected to STRAP EPROM or PWM ckt)

PA_RS780A3 PU = Optionally connected to STRAP EPROM

Adobe Acrobat Professional - [PA_RS780A3.pdf]

RS740/RX780/RS780 Northbridge Clock Input Table:

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66Mhz (SE)	100Mhz (DIFF)	100Mhz (DIFF)
HT_REFCLKN	NC	100Mhz (DIFF)	100Mhz (DIFF)
REFCLK_P	14Mhz (SE 3.3V)	14Mhz (SE 1.8V)	14Mhz (SE 1.1V) or 100Mhz (DIFF)
REFCLK_N	NC	NC	Vref(.55V) or 100Mhz (DIFF)
GFX_REFCLK	100Mhz (DIFF)	100Mhz (DIFF)	100Mhz DIFF (In/Out)*
GPP_REFCLK	NC	100Mhz (DIFF)	100Mhz DIFF (Out)
GPPSB_REFCLK	100Mhz (DIFF)	100Mhz (DIFF)	100Mhz (DIFF)

** RS780 can be used as clock buffer to output two PCIE reference clocks. By default chip will configure in input mode, the BIOS can program it to output mode.

RX780/RS740/RS780 DEBUG PIN MAPPING


	RX780	RS740	RS780
DEBUG_OUT0	RED(DFT_GPIO0)	LVDS_DIGON	LVDS_DIGON
DEBUG_OUT1	GREEN(DFT_GPIO1)	LVDS_ENA_BL	LVDS_ENA_BL
DEBUG_OUT2	Y(DFT_GPIO2)	LVDS_BLON	LVDS_BLON
DEBUG_OUT3	BLUE(DFT_GPIO3)	TMDS_HPD	TMDS_HPD
DEBUG_OUT4	TXOUT_L2N(DBG_GPIO0)	X	AUX1N
DEBUG_OUT5	TXCLK_LP(DBG_GPIO1)	X	AUX1P
DEBUG_OUT6	TXOUT_L3N(DBG_GPIO2)	X	HPD
DEBUG_OUT7	TXCLK_LN(DBG_GPIO3)	X	AUX_CAL
	COMB_Pb(DFT_GPIO4)	X	X
	C_Pr(DFT_GPIO5)	X	X

MSI MICRO-STAR INT'L CO.,LTD.

Title: **RX/RS780 SYSTEM I/F**

Size: Custom Document Number: **MS-13331** Rev: 0B


Date: Tuesday, December 11, 2007 Sheet: 13 of 55



U23F
RS780M_A12
FCBGA528_SMDR14_TEST
B01-RS78025-A08

RS740/RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDDG18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V/1.5V	NC	+1.8V/1.5V	VDDLTP18	+1.8V	NC	+1.8V
VDDG33	+3.3V	NC	+3.3V	VDDL18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDL33	+3.3V	NC	NC



MSI
MICRO-STAR INT'L CO.,LTD.


Title
RX/RS780 POWER & GND

Size Document Number
Custpm MS-13331

Date: Tuesday, December 11, 2007 Sheet 14 of 55




Check the Orange in this page MS1332 whether DNI or Common




please make a provision for tying to their power rails

C484
0 Ohm for RX781



RS740/RX780/RS780: LOAD_EEPROM_STRAPS
 Selects Loading of STRAPS from EPROM
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RX780: pin DFT_GPIO1
 RS780: pin SUS_STAT#



STRAP_DEBUG_BUS_GPIO_ENABLEB
 Enables the Test Debug Bus using GPIO.
 1 : Enable (RX780, RS780)
 0 : Disable (RX780, RS780)
 PIN: RX780-->NB_TV_C (pin DFT_GPIO5) ; RS780--> VSYNCP# (pin VSYNCP#)

RX740: DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]
 These pin straps are used to configure PCI-E GPP mode.
 000 : 00001
 001 : 00010
 010 : 01011
 011 : 00100
 100 : 01010
 101 : 01100
 111 : 01011

RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins:RX780_DFT_GPIO[4:2])
 111: 1-1-1-1-1 Mode L default
 110: 1-1-1-1-1 Mode L
 101: 2-0-2-0-2-0 Mode C2
 100: 2-0-2-0-1-1 Mode K
 011: 2-0-1-1-1-1 Mode E
 010: 1-1-1-1-1-1 Mode L
 001: 4-0-0-0-1-1 Mode C
 000: 4-0-0-0-2-0 Mode B

RS780: STRAP_PCIE_GPP_CFG[2:0] (configurable thru register settings only)
 1-1-1-1-1-1 Mode L default
 1-1-1-1-1-1 Mode L
 2-0-2-0-2-0 Mode C2
 2-0-2-0-1-1 Mode K
 2-0-1-1-1-1 Mode E
 1-1-1-1-1-1 Mode L
 4-0-0-0-1-1 Mode C
 4-0-0-0-2-0 Mode B

Adobe Acrobat Professional - [PA_RS780A3.pdf]

RS740/RX780/RS780 Straps:

STRAP Name	RS740	RX780	RS780	Comments
Load EPROM Straps	DFT_GPIO1	DFT_GPIO1	SUS_STAT#	Load Straps from EPROM connected through Strap and I2C_Clk pins
Strap_Debug_Bus_EN#	DFT_GPIO5	DFT_GPIO5	VSYNCP#	Enables debug bus over Memory I/O pins or/and GPIOs
GPPSB_LINK_Config	DFT_GPIO[4:2]	DFT_GPIO[4:2]	Register settings only	Configures A-Link and GPP
Strap_Debug_Bus_PCIE_EN#	Not applicable	DFT_GPIO0	Register settings only	Enable Debug bus over x16 PCIe interface
SidePort_EN#	DFT_GPIO0	Not applicable	HSYNCP#	Enables side port

Adobe Acrobat Professional - [42221_rs780m_ds_nda_0.02.pdf]

Pin Name	Type	Power Domain	Ground Domain	Functional Description
SUS_STAT#	I	VDD33	VSS	Suspend Status. SUS_STAT# from the south bridge is connected to the pin to gate the sideport memory I/Os while power is ramping up and the POWERGOOD signal to the RS780M is still low.

RS740/RX780/RS780: STRAP_SIDE-PORT MEMORY ENABLE

Enables Side port memory
 1 : Disable (RS740/RS780)
 0 : Enable (RS740/RS780)
 RS780: pin HSYNCP#
 RX780: Not Applicable



Adobe Acrobat Professional - [42221_rs780m_ds_nda_0.02.pdf]

Pin Name	Type	Power Domain	Ground Domain	Integrated Termination	Functional Description
DAC_HSYNCP#	A-O	VDD33	VSS	50kΩ programmable: PUI/PD/none	Display Horizontal Sync
DAC_VSYNCP#	A-O	VDD33	VSS	50kΩ programmable: PUI/PD/none	Display Vertical Sync

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLED
 Enables Test debug bus over PCIE bus (Applicable to RX780 & RS780 Only)
 1. Disable (can be enabled thru nbocfg register)
 0 : Enable
 RX780: pin DFT_GPIO0
 RS780: configurable thru register setting only

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLED
 RX780: Enables the Test Debug Bus using PCIE bus
 1 : Disable (Can still be enabled using nbocfg register access)
 0 : Enable
 RS740/RS780: Enables Side port memory (RS780 use HSYNCP#)
 1. Disable (RS740) Enable (RS780)
 0 : Enable (RS740) Disable(RS780)

Adobe Acrobat Professional - [42223_rx780_ds_nda_0.02.pdf]


Pin Name	Type	Power Domain	Ground Domain	Integrated Termination	Functional Description
DFT_GPIO[5:0]	I/O	VDD18	VSS	Pull Up	Outputs for DFT TESTMODE. The pins cannot be used for general GPIO functions.

MSI MICRO-STAR INT'L CO.,LTD.


Title: **RX/RS780-DVO**

Size: Custom Document Number: **MS-13331** Rev: 0B



Date: Tuesday, December 11, 2007 Sheet: 15 of 55



- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U11
- 2- PUT DECOUPLING CAPS CLOSE TO U11 POWER PIN




Parallel Resonance Crystal



Pin 6,7 Dynamic Over Clocking pin: real time frequency selection 0: Normal; 1: Frequency will transition to a preprogrammed value in the i2c.

when driven low SB_SRC clocks slow to reduced setpoint
only supported with custom CG IC



Place within 0.5" of CLKGEN

09/28 : PA_RS7X0A2 : GFX_REFCLK pair connection from the external clock generator to the northbridge is required for all RS780 designs.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)100M DIFF		100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.


EMI 07/23

X EC243	22P50N C0402 CPU_CLKP
X EC244	22P50N C0402 CPU_CLKN
X EC245	22P50N C0402 CLK_48M_USB
X EC246	22P50N C0402 PCIe_LAN_CLKP_R
X EC247	22P50N C0402 PCIe_LAN_CLKN_R

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock

* default

	OSC_14M_NB
RX780	1.8V 33R/43R
RS780	1.1V 200R/100R



MSI MICRO-STAR INT'L CO.,LTD.

Title: **CLOCK GENERATOR**

Size: Custom Document Number: **MS-13331** Rev: 0B

Date: Tuesday, December 11, 2007 Sheet: 16 of 55




PLACE THESE PCIE AC COUPLING CAPS CLOSE TO U600



C608 AND C609 CLOSE TO U600


PLACE THESE COMPONENTS CLOSE TO SB700, AND USE GROUND GUARD FOR 32K_X1 AND 32K_X2


CPU_PROCHOT# PU 3.3V BECAUSE FOR FAN CONTROL OTHERWISE, PU TO VDDIO.



POWER EXPRESS SUPPORT

PE_GPIO0 MXM RESET	H: Enable
PE_GPIO1 MXM POWER ENABLE	H: Enable
PE_GPIO2 MODE SWITCH(BY NB)	H:MXM
TMD5_HPD0 MXM HOT PLUG	L:NB









JTAG MAPPING:
 TCK = GPM2
 TDI = GPM1
 TDO = GPM3
 TMS = TEST1
 RST# = GPM0

TEST2	TEST1	TEST0	TEST Mode	Description
0	0	0	None	Normal operation
0	0	1	Reserved	Reserved for ASIC debug
0	1	x	Test Mode	Enable Test Mode
1	x	x	Reserved	Reserved for ASIC debug





SB700 SB_TEST0,SB_TEST1,SB_TEST2 has internal 10K PD.



PLACE SATA AC COUPLING CAPS CLOSE TO SB700



NOTE:
PLACE SATA_CAL RES VERY CLOSE TO BALL OF U600



MSI MICRO-STAR INT'L CO.,LTD.


Title: **SB700 SATA/IDE/HWM/SPI**

Size B Document Number: **MS-13331** Rev 0B

Date: Tuesday, December 11, 2007 Sheet 19 of 55




PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



		MICRO-STAR INT'L CO.,LTD.	
Title			
SB700 POWER & GND			
Size	Document Number	Rev	
Custom	MS-13331	0B	
Date:	Tuesday, December 11, 2007	Sheet	20 of 55

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI MEM BOOT	H,H = Reserved L,H = LPC ROM (DEFAULT) H,L = SPI ROM L,L = FWH ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT DEFAULT		

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	


MSI MICRO-STAR INT'L CO.,LTD.

Title: **SB700 STRAPS**


Size: Custom Document Number: **MS-13331** Rev: 0B

Date: Tuesday, December 11, 2007 Sheet: 21 of 55



		MICRO-STAR INT'L CO.,LTD.	
Title			
M82S PCI-E LINK			
Size	Document Number		Rev
B	MS-13331		0B
Date:	Tuesday, December 11, 2007	Sheet	22 of 55


MS1333





VARY_BL
 LCD PWM (Pulse Width Modulated) output to adjust LCD brightness. Active high.
 LVTMA_BL_MOD_CNTL.LVTMA_BL_MOD_LEVEL can be used to control the backlight level by means of pulse width modulation.
 Alternatively, VARY_BL can be used to control backlight on/off (backlight enable) by setting LVTMA_BL_MOD_CNTL.LVTMA_BL_MOD_EN = 0.
 Note: External pull-down recommended

DIGON
 Controls Panel Digital Power On/Off
 Note: External pull-down recommended.


LVDS

 MICRO-STAR INT'L CO.,LTD.		
Title		
M82S LVDS		
Size	Document Number	Rev
Custom	MS-13331	0B
Date:	Tuesday, December 11, 2007	Sheet 24 of 55



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



MEMTEST This pin is used to control the variable drive capability of the memory section I/Os. 240Q PL

FOR DUAL RANK CONNECTIONS USE THE CSx#_1 CHIP SELECT PINS




MSI MICRO-STAR INT'L CO.,LTD.

Title: **M82S MEMORY**

Size B: Document Number: **MS-13331** Rev 0B


Date: Tuesday, December 11, 2007 Sheet 26 of 55

MS1333




J3 RFU NC the pin, in the scan order, will read as a logic "0"

V4 Scan Enable. Logic HIGH would enable the device into scan mode and will be disabled at logic LOW. Must be tied to GND when not in use.



DDR3 MEMORY CONTROL SIGNAL PULLUP RESISTOR VALUES MAY CHANGE BETWEEN M62S, M64S, M71S AND M72S. SEE DATA BOOK FOR LATEST INFORMATION




CHECK M82S Spec.



GDDR3 32MX32 MEMORY

HY5RS123235BFP-14
 VDD/VDDQ=1.8V 700MHz
 1400Mbps/pin(Max Data Rate)
 POD_18(Interface)

	32M x 32
Configuration	4M x 32 x 8 banks
Refresh Count	8 k
Bank Address	BA0 - BA2
Row Address	A0-A12
Column Address	A0-A7, A9
AP Flag	A8




MSI MICRO-STAR INT'L CO.,LTD.

Title: GDDR3 32X32M

Size: Custom Document Number: MS-13331 Rev: 0B

Date: Tuesday, December 11, 2007 Sheet: 27 of 55

MS1333



PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE

FOR M7x
 INSTALL LVDDR TO +3.3V AND LVDDC TO 1.8V WITH SEPARATE FILTERS
 DO NOT INSTALL STRAP RESISTOR FOR M8x
 INSTALL LVDDR AND LVDDC TO +1.8V WITH THE ONE LVDDC FILTER
 DO NOT INSTALL LVDDR FILTER
 INSTALL STRAP RESISTOR


FOR M8x
 INSTALL DPA_VDDR TO +1.1V AND DPB_VDDR TO +1.1V WITH SEPARATE FILTERS
 DO NOT INSTALL STRAP RESISTOR FOR M7x
 INSTALL DPA_VDDR AND DPB_VDDR TO +1.8V WITH THE ONE DPA_VDDR FILTER
 DO NOT INSTALL DPB_VDDR FILTER
 INSTALL STRAP RESISTOR

PLACE ALL DECOUPLING CAPS CLOSE TO THE ASIC
 * AND RUN DEDICATED TRACES FROM ASIC PINS TO JOIN THE GROUND PLANE WITH ONE VIA AT THE CAP


THE OPTIMAL +BBP OFFSET VOLTAGE (POWERPLAY VDDC MINUS 1.5V OR 1.8V RAIL) IS YET TO BE DETERMINED

THE OPTIMAL -BBN OFFSET VOLTAGE (0V MINUS -.6V TO -.9V) IS YET TO BE DETERMINED BUT MAX1673 DIVIDER RESISTORS MUST BE ADJUSTED FOR THE SAME OFFSET AS +BBP

BB_ENA = 0V FOR BACK BIASING DISABLED
 MAX1673 SHUTDOWN
 -BBN = 0V VIA MAX1673 INTERNAL 1 OHM TO GROUND
 N FET A = OFF, P FET B = OFF, N FET C = ON
 +BBP = VDD_CORE




BB_ENA = +3.3V FOR BACK BIASING ENABLED
 MAX1673 ENABLED
 -BBN = -.85V
 N FET A = ON, P FET B = ON, N FET C = OFF
 +BBP = +1.8V



MSI		MICRO-STAR INT'L CO.,LTD.	
Title			
M82S PWR & FILTER			
Size	Document Number	Rev	
Custom	MS-13331	OB	
Date:	Tuesday, December 11, 2007	Sheet	28 of 55

CHECK M82S Spec. and Reference Schematic and ATI FAE



Only populate the required straps, see table and databook

GPIO22=0 GPIO_9 GPIO_[13:11]= CONFIG[3:0]
 a) If BIOS_ROM_EN = 1, then Config[3:0] defines the ROM type. See "ROM Configurations"
 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. (Config 3 = don't care).

Size of the primary memory apertures	CONFIG[3:0]
128MB	x000
256MB	x001
512MB	x010
1GB	x011
1.2GB	x100
1GB	x101
2GB	x110
4GB	x111

DVPDATA23 R420	DVPDATA22 R423	DVPDATA21 R427	MEM_TYPE
0	0	0	Hynix 16MX32
0	0	1	
0	1	0	
0	1	1	
1	0	0	QIMONDA 32MX32
1	0	1	SANGSUNG 32MX32
1	1	0	
1	1	1	

CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	M82S_VSYNC#	IGNORE VIP DEVICE STRAPS = LOW	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED = LOW	0	0
BIF_HDMI_EN	M82S_HSYNC#	HDMI ENABLE = HIGHT (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

ATI RESERVED CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESE				
GPIO2 GPIO3		DVALID H2SYNC V2SYNC		
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
GENERICC		GPIO21_BB_EN GPIO_28_TDO		


COMPONENTS SHOWN ARE EXAMPLES ONLY AND NOT NECESSARILY QUALIFIED

MSI MICRO-STAR INT'L CO.,LTD.


Title: **M82S CONGIF STARP**

Size B: Document Number **MS-13331** Rev 0B

Date: Tuesday, December 11, 2007 Sheet 29 of 55



4 IN 1 CARDREADER








MSI MICRO-STAR INT'L CO.,LTD.

Title: **CARD READER(RTS5158)**

Size: Custom Document Number: **MS-13331**

Date: Tuesday, December 11, 2007 Sheet 30 of 55




MSI MICRO-STAR INT'L CO.,LTD.












Title: **NEW CARD & MDC**

Size: Custom Document Number: **MS-13331** Rev: 0B

Date: Tuesday, December 11, 2007 Sheet: 31 of 55







MSI <small>Micro-Star International, Inc.</small>			
MICRO-STAR INT'L CO.,LTD.			
Title Array Mic FM2010			
Size	Document Number	Rev	
Custom	MS-13331	0B	
Date:	Tuesday, December 11, 2007	Sheet	32 of 55



		MICRO-STAR INT'L CO.,LTD.	
Title			
GIGA LAN (RTL8111C)			
Size	Document Number		Rev
B	MS-13331		0B
Date:	Tuesday, December 11, 2007	Sheet	33 of 55

	High (turn on)	Low (Mute)
DEPOP_MUTE#	Normal keep High	Power On/Down & S3
SPEAKER_MUTE#	Normal keep High	Line-out Jack IN




MSI MICRO-STAR INT'L CO.,LTD.






Title: **AUDIO(ALC883)**

Size B: Document Number: **MS-13331** Rev 0B



Date: Tuesday, December 11, 2007 Sheet 34 of 55




GAIN0	GAIN1	SE/BL#
6dB	0	0
10dB	0	1
15.6dB	1	0
21.6dB	1	1
4.3dB	X	X



EarPhoneJack




SPEAKER



Close To Power Source
POWER ON/OFF/S3/S4 NOISE CONTROL

POWER ON/OFF/S3/S4 NOISE CONTROL



MicPhoneJack

Mobile Configuration:

(3 external jacks, 1 internal Mic, 2 sets stereo internal speaker)


Pin Assignment	Location	Re-tasking
FRONT (pin-35/36)	SPDIF jack, AMP	SPDIF output, AMP output(Int.SPKR), ?
SURR (pin-39/41)	X	X
CEN/LFE (pin-43/44)	X	X
SIDESURR (pin-45/46)	X	X
LINE1 (pin-23/24)	Line-in jack	Line input, ?
MIC1 (pin-21/22)	MIC-in jack	Mic input, ?
MIC2 (pin-16/17)	Int.MIC	Int.Mic input

MSI MICRO-STAR INT'L CO.,LTD.

Title: **AMP & SPK & MIC & SPK**


Size: Document Number
 Custom: **MS-13331** Rev: 0B

Date: Tuesday, December 11, 2007 Sheet: 35 of 55




MSI <small>Look for the Dragon Logo</small>		MICRO-STAR INT'L CO.,LTD.	
Title			
USB,CIR,BT,FP,CAMERA			
Size	Document Number		Rev
B	MS-13331		0B
Date:	Tuesday, December 11, 2007	Sheet	36 of 55

2.5"HD DRIVE








PN & FOOTPRINT N/A

The MD (P4) pin is for ODD manufacturer debug




The PD (P1) pin is for host GIO to detect if the ODD is present or not. In the drive, the pin is "pull-low". So when host side detects this pin as high, then no device; when host side detect this pin as low, then the device present.




		MICRO-STAR INT'L CO.,LTD.	
Title			
SATA HDD/PATA CDROM CONN			
Size	Document Number		Rev
Custom	MS-13331		0B
Date:	Tuesday, December 11, 2007	Sheet	37 of 55







		MICRO-STAR INT'L CO.,LTD.	
Title MINI-PCIE X2& LED &SW			
Size	Document Number	Rev	
Custom	MS-13331	OB	
Date:	Tuesday, December 11, 2007	Sheet	38 of 55




MSI		MICRO-STAR INT'L CO.,LTD.	
Title			
LVDS,CRT,INVERTER,LID			
Size			
Custom			
MS-13331			
Date:	Tuesday, December 11, 2007	Sheet	40 of 55




		MICRO-STAR INT'L CO.,LTD.	
Title			
PWRGD		Document Number	
Size	Custom	MS-13331	
Date:	Tuesday, December 11, 2007	Sheet	41 of 55
		Rev	0B






 MICRO-STAR INT'L CO.,LTD.	
Title FAN	
Size A	Document Number MS-13331
Date: Tuesday, December 11, 2007	Rev 0B
Sheet 42 of 55	

Current limit at 7A for 3.3V
Imax at 4A

Current limit at 7A for 5V
Imax at 4A



		MICRO-STAR INT'L CO.,LTD.	
Title			
SYSTEM POWER 3/5V 2.5VSUS			
Size	Document Number	Rev	
Custom	MS-13331	OB	
Date:	Tuesday, December 11, 2007	Sheet	43 of 55



MSI		MICRO-STAR INT'L CO.,LTD.	
Title			
VCC NB 1.2VSUS 1.5/1.2/1.1VRUN			
Size	Document Number	Rev	
Custom	MS-13331	OB	
Date:	Tuesday, December 11, 2007	Sheet	44 of 55

M82S_VDDC>1.8VRUN>1.2VRUN>1.1VRUN

Current limit at 6A for 1.8V
I_{max} at 4A

Current limit at 13A for M82S
I_{max} at 15A

PSW_0	PSW_1	
1	0	1.22V
0	1	1.01V
0	0	0.9V


$$M82S_VDD_CORE = \frac{0.75 \cdot (PR94 + PR92 + PR90)}{PR92 + PR90}$$

MSI MICRO-STAR INT'L CO.,LTD.


Title: **VGA POWER**

Size: Custom Document Number: **MS-13331** Rev: 0B



Date: Tuesday, December 11, 2007 Sheet 45 of 55



Current limit at 10A for 1.8V
Imax at 7A




M82S_VDDC > 1.8VRUN > 1.2VRUN > 1.1VRUN






MSI MICRO-STAR INT'L CO.,LTD.


Title		
CPU GROUP A		
Size	Document Number	Rev
B	MS-13331	0B
Date:	Monday, December 10, 2007	Sheet 46 of 55




<http://laptop-motherboard-schematic.blogspot.com/>

MSI MICRO-STAR INT'L CO.,LTD.			
CPU GROUB B			
Size	Document Number	Rev	
Custom	MS-13331	0B	
Date:	Tuesday, December 11, 2007	Sheet	47 of 55



 MICRO-STAR INT'L CO.,LTD.	
Title Battery Select	
Size Custom	Document Number MS-13331
Date: Tuesday, December 11, 2007	Sheet 49 of 55
Rev 0B	

Adapter= 65 W
Adapter input voltage set 19 Voltage



CELL GND=2 CELLS
FLOAT=3 CELLS
REFIN=4 CELLS

4S1P: Charge current set 1.5 Amp
4S2P: Charge current set 3.0 Amp
Pre-charger: Charge current set 220mA

39,49 AC_OK

	ENCHG-1P	PRE_CHG	ENCHG	
	0	1	1	Pre-charge
	0	0	1	4S2P-Fast charge
	1	0	1	4S1P-Fast charge
	X	X	0	STOP CHARGE

PR20
33.2K 1%
R0402
Power: 10/02
MS1333 ==> 90W Adaptor
MS1333 ==> 65W Adaptor
RX780=33.2K
RS780M=19.1K

MSI MICRO-STAR INT'L CO.,LTD.

Title: **M Battery Charger**

Size: Custom Document Number: **MS-13331** Rev: 0B

Date: Tuesday, December 11, 2007 Sheet: 50 of 55



Normal Signal 60 Ohm



RGB Signal 50 Ohm



Differential Pair 100 Ohm



Differential Pair 93 Ohm



VRAM Signal 40 Ohm



USB_RCOMP Signal 35 Ohm



Differential Pair 90 Ohm




Differential Pair 85 Ohm

































Differential Pair 80 Ohm



Differential Pair 72 Ohm

 MICRO-STAR INT'L CO.,LTD.	
Title: IMPEDANCE	
Size: B	Document Number: MS-13331
Date: Tuesday, December 11, 2007	Sheet: 51 of 55
Rev: 0B	




MSI
MICRO-STAR INT'L CO.,LTD.

Title: EMI

Size B Document Number: MS-13331

Date: Tuesday, December 11, 2007 Sheet 52 of 55



MSI
 MICRO-STAR INT'L CO.,LTD.

Title: **ME Parts**

Size: B Document Number: **MS-13331** Rev: 0B

Date: Tuesday, December 11, 2007 Sheet 53 of 55



B10 version schematic change form A20.003

```
11/21/ Change Q12 pin4 with meta -- P1
11/21/ Remove TE and R1 for HMI installation -- P22
11/21/ Change SOC_GPIO to AN SOC_GPIO to 88 -- P13
11/21/ DMI R13 -- P13
11/21/ Change the value of R144 R142 to 301 Ohm -- P11
11/21/ DMI R170 and Increase R176 -- P13
11/21/ Install L24 L25 L29 C256 C264 C276 -- P13
11/21/ DMI R179 R182 -- P13
11/21/ Install S46, L28, C274 C272 -- P13
11/21/ DMI R145, Install R141 & R132 -- P13 & P17
11/21/ Install R172 & R178 -- P13
11/21/ Change the value of R18 to 100 Ohm R41 to 200 Ohm -- P16
11/21/ Move 0 Ohm from R171 to R177 -- P13
11/21/ Install S43, L23, C271, C264, C267 -- P13
11/21/ DMI R183, R187 -- P16
11/21/ Install R173 C266 -- P24
11/21/ Install R406 -- P16
11/21/ Change the schematic of VSA power -- P45
11/21/ DMI R205 and R437 to A12 Header -- P20
11/21/ DMI R440, Install 8499AR420 for 21600 2X(32K) ODRMII setting -- P20
11/21/ Remove C187 for match power sequence -- P21
11/21/ Change the value of C257 to 47u -- P10
11/21/ Change 866L887 from 6.8K to 3.2K -- P41
11/21/ R1 requires to connect SW to SW to GND -- P30
11/21/ RemoveD1 and connect U3's power to +5VSB -- P40
11/21/ Change the value of R167 from 4.7K to 300K -- P48
11/21/ HMI 120 signal pull High Level from +1.8VSB change to +3.3VSB for R270 (A073.2) -- P41
11/21/ SW +1.2VSB change to +1.2VSB, R131 Install and SW H/C for HW06A13 (HW06A13) -- P10
11/21/ Reserve C278 (P14), C571AC264 (P13), R7 (P15) to GND for R4781
11/21/ Change R468 PM to ver A12, ODRMII to 32K32
11/21/ Increase R510 -- P21
```



11/20/ Power
P866 14.1K_1%~10K_1%
P8120 1K_1%_10K_1% 上件
P8619 1K_1%_10K_1% 上件
P8127 220K_5% 1200P 上件
P8140 100K_5% 100P 上件
P8128 10K_1%~10K_1%
P8128 1000P 4700P
P8119 1000P 4700P

Need to change SB SB GDR3 Clicken LAN's PM




Rev	001
Date	2011/11/21
By	Wang



MS13331



DC Forward Current 30mA (80mA Peak)
Forward Voltage 2.0V (2.4V Max)



MSI
Link to the Future

MICRO-STAR INT'L CO.,LTD.

Title: **SWITCH BOARD**

Size: A	Document Number: MS-1333A	Rev: 0B
Date: Tuesday, December 11, 2007	Sheet: 55 of 55	