

# SJM50-PU Block Diagram

Project code: 91.4FC01.001  
 PCB P/N : 48.4FC01.0SB  
 REVISION : 08256-SB

Thermal Sensor  
**SMSC**  
 EMC2103 31

**CLK GEN.**  
 ICS9LPRS480EKLF 3

**AMD Giffin CPU**  
**SIG2 (35W)**  
 638-Pin uFCPGA638 4,5,6,7

**Video RAM**  
 64Mbx16x4 55,56

**DDR2**  
 667/800 MHz 16,17

**DDR2**  
 667/800 MHz 16,17

**North Bridge**  
**AMD RS780M**  
 CPU I/F LVDS, CRT I/F  
 INTEGRATED GRAPHICS 8,9,10

**GPU ON BOARD**  
 M92-M2  
 50, 51, 52, 53, 54, 55, 56

**PCB STACKUP**

TOP	---	L1
GND	---	L2
S	---	L3
S	---	L4
GND	---	L5
BOTTOM	---	L6

(include SPDIF)  
 Line Out

MIC In

Codec  
 VIA VT1702S

MODEM  
 MDC Card

RJ11

Daughter Board

**South Bridge**  
**AMD SB700**  
 USB 2.0/1.1 ports  
 ETHERNET (10/100/1000Mb)  
 High Definition Audio  
 ATA 66/100

ACPI 1.1  
 LPC I/F  
 PCI/PCI BRIDGE 11,12,13,14,15

**LAN**  
 Giga LAN  
 BCM5784 26

**Mini 1 Card**  
 Wire LAN 30

**HDMI** 20

**LCD** 18

**CRT** 19

**TXFM** 27

**RJ45** 27

OP AMP  
 G1454R41U 28

INT. SPKR  
 1.5W 29

**SATA** 21  
 HDD SATA

**SATA** 22  
 ODD SATA

**SATA** 23  
 ESATA

**Mini USB**  
 Blue Tooth 24

**USB**  
 1 Port

**USB**  
 2 Port 26

**Camera** 18

**Cardreader**  
 RT85159 29

**KBC**  
 Winbond  
 WPCE773LA0DG 32

**BIOS**  
 25X16 33

**MEDIA**  
 KEY 35

**Touch**  
 Pad 34

**INT.**  
 KB 32

**MS/MS Pro/xD**  
 /MMC/SD 29

**LPC**  
 DEBUG  
 CONN.

SYSTEM DC/DC		TPS51125 40	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	5V_S5(8A) 3D3V_S5(6A) 5V_AUX_S5 3D3V_AUX_S5		
TPS51124 41			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	LD1V_S0(9A) LD2V_S0(5A)		
TPS51117 42			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D8V_S3(10A)		
RT9026PFP 43			
5V_S5	DDR_VREF_S3 0D9V_S3		
RT9166 43			
3D3V_S0	2D5V_S0 (300mA)		
G957 43			
3D3V_S0	1D5V_S0 (1A)		
G9161 43			
3D3V_S5	1D2V_S5 (400mA)		
CHARGER		ISL88731HRZ 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A		
CPU DC/DC		ISL6265HR 39	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0-1.55V 18A VCC_CORE_S0_1 0-1.55V 18A VDDNB 0-1.55V 18A		

A

B

C

D

E

4

4

3

3

2

2

1

1

SJM50

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Change Lst</b>			
Size	Document Number		Rev
A3	<b>SJM50-PU</b>		<b>SB</b>
Date:	Friday, December 05, 2008		Sheet 2 of 56



A

B

C

D



E



SEL_SATA	REF1	1	100 MHz non-spreading differential SRC clock
	REF1	0*	100 MHz spreading differential SRC clock
SEL_HTT66	REF0	1	66 MHz 3.3V single ended HTT clock
	REF0	0*	100 MHz differential HTT clock
SEL_27	REF2	1*	27 MHz 3.3V single ended enable
	REF2	0	100 MHz spreading differential SRC clock

\* default

CPU\_CLK ( 200MHz z )



OSC 14M NB	
RS780M	1.1V 158R/90.9F


Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

\* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.



SA\_20081106

SJM50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS9LPRS480BKLFT**


Size: Document Number **SJM50-PU** Rev **SB**

Date: Tuesday, December 23, 2008 Sheet 3 of 56

Placement note:  
10ux1,4.7ux1,0.22ux1,180px1 for each group



State	Specification	Notes	2M200100M2303
SO.CO.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
SO.CO.P0	Startup P-state		S0_CD.P7
	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
SO.CO.P1	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
	CPU COF	1	1800 MHz
	TDP	3	TBD
SO.CO.P2	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
	TDP	3	TBD
SO.CO.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
SO.CO.P4	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
SO.CO.P5	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
SO.CO.P6	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	500 MHz
	TDP	3	TBD
SO.CO.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD







SKT-CPU638P-GP-U2  
62.10055.111 2ND = 62.10055.251  
SKT-BGA638H176

SJM50

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (1 of 4)		
Size	Document Number	Rev
	SJM50-PU	SB
Date:	Tuesday, December 23, 2008	Sheet 4 of 56

Placement note:  
4.7ux2,0.22ux1,180px1 for each group  
Place near to CPU



SKT-CPU638P-GP-U2  
62.10055.111  
2ND = 62.10055.251


SKT-CPU638P-GP-U2  
62.10055.111  
2ND = 62.10055.251

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (2 of 4)  
Size: Document Number: SJM50-PU Rev: SB  
Date: Tuesday, December 23, 2008 5 of 56


The Processor has reached a preset maximum operating temperature. 100°C  
I=Active HTC  
O=FAN

LYAOUT:ROUTE VDDA TRACE APPROX.  
50mils WIDE(USE 2X25 mil TRACES TO  
EXIT BALL FIELD) AND 500 mils LONG.




SB\_20081202

Notice: Nerver change to PAD for R1522  
(between ALLOW\_LDTSTOP and CPU\_LED\_REQ#\_CPU)



SA\_20081113

LAYOUT: Route FBCLKOUT\_H/L  
differentially impedance 80




SA\_20081030

SJM50






緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien Z21, Taiwan, R.O.C.

Title		
CPU (3 of 4)		
Size	Document Number	Rev
SJM50-PU		
Date:	Tuesday, December 23, 2008	Sheet 6 of 56



36A for VDD0&VDD1





SKT-CPU638P-GP-U2  
62.10055.111



SKT-CPU638P-GP-U2  
62.10055.111  
2ND = 62.10055.251










 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>CPU (4 of 4)</b>		
Title		
Size	Document Number	Rev
<b>SJM50-PU</b>		<b>SB</b>
Date:	Friday, December 05, 2008	Sheet 7 of 56




GTXP0	C700	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TX2+ 20.51
GTXP0	C701	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TX2- 20.51
GTXP1	C702	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TX1+ 20.51
GTXP1	C703	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TX1- 20.51
GTXP2	C704	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TX0+ 20.51
GTXP2	C705	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TX0- 20.51
GTXP3	C706	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TXC+ 20.51
GTXP3	C707	1	UMA	SCD1U10V2KX-4GP	<<	TMDS_A_TXC- 20.51

**RS780M Display Port Support (muxed on GFX)**

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




**RS780 (1 of 3)**

Size: Document Number: **SJM50-PU** Rev: **SB**

Date: Tuesday, December 23, 2008 Sheet 8 of 56






**STRAP\_DEBUG\_BUS\_GPIO\_ENABLED**  
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNCH#)  
 \*1 :Disable 0 : Enable


**RS780: Enables Side port memory ( RS780 use HSYNCH#)**  
 \*1 :Disable 0 : Enable

**SUS\_STAT#**  
 Selects Loading of STRAPS From EEPROM  
 \*1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected,  
 or use default values if not connected




	GPIO MODE	
STRP_DATA	0	*1
VCC_NB	1.0V	1.1V

	GPIO MODE	
STRP_DATA	0	*1
VCC_NB	1.0V	1.1V



Near NB








緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **RS780 (2 of 3)**

Size: Document Number **SJM50-PU** Rev: **SB**


Date: Tuesday, December 23, 2008 Sheet 9 of 56



MEM\_COMP\_P and MEM\_COMP\_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



















Table with 2 columns: Pair and Device. Lists USB device connections for SA\_20081104.





SA\_20081030

SJM50



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title SB700 (3 of 5)

Size Document Number Rev SB

Date: Tuesday, December 23, 2008 Sheet 13 of 56



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1 Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


File: **SB700 (4 of 5)**

Size: Document Number **SJM50-PU** Rev: **SB**


Date: Tuesday, December 16, 2008 Sheet 14 of 56

Delete DY Parts

REQUIRED STRAPS  
REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
<b>PULL HIGH</b>	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
<b>PULL LOW</b>	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK) DEFAULT	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
<b>PULL HIGH</b>	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	Reserved



Note: SB700 has 15K internal PU FOR PCI\_AD[30:23]

### DDR2 SOCKET\_2

### PARALLEL TERMINATION




**REVERSE TYPE**




### Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




### Place these Caps near DM1




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

### Place these Caps near PARALLEL TERMINATION



Place C2.2uF and 0.1uF < 500mils from DDR connector 9.2 mm






**REVERSE TYPE**

Place C2.2uF and 0.1uF < 500mils from DDR connector


**DDR\_VREF**



LAYOUT: Locate close to DIMM

**PARALLEL TERMINATION**


Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

**Decoupling Capacitor**

Put decap near power(0.9V) and pull-up resistor




**Place these Caps near DM2**





Layout Note: Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

**Place these Caps near PARALLEL TERMINATION**








# LCD/CCD CONN

<http://hobi-elektronika.net>



Pin	Symbol
1	3D3V_S0
2	DMIC_CLK
3	DMIC_DAT
4	GND



SJM50


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title **LCD CONN**


Size Document Number **SJM50-PU** Rev **SB**

Date: Tuesday, December 23, 2008 Sheet 18 of 56


Layout Note:  
Place these resistors close to the CRT-out connector




Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




### CRT I/F & CONNECTOR



### Hsync & Vsync level shift



### DDC\_CLK & DATA level shift



SJM50

緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CRT CONN


Size Document Number

Date: Tuesday, December 23, 2008


Sheet 19 of 56

Rev SB


SJM50-PU



# SATA Connector



**For HDD1**




**SA\_20081112**

SJM50


	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--	---

Title		
<b>HDD CONN</b>		
Size	Document Number	Rev
	<b>SJM50-PU</b>	<b>SB</b>
Date:	Tuesday, December 23, 2008	Sheet 21 of 56

# ODD Connector




## For ODD1 SA\_20081112




SJM50

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>ODD</b>			
Size	Document Number		Rev
	<b>SJM50-PU</b>		<b>SB</b>
Date:	Tuesday, December 23, 2008		Sheet 22 of 56




SA\_20081111




SJM50

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ESATA</b>	
Size A3	Document Number <b>SJM50-PU</b>
Date: Tuesday, December 23, 2008	Rev <b>SB</b>

# BLUETOOTH MODULE







EC20 put near  
 BLUE1 / all  
 USB put one  
 choke near  
 connector by  
 EMI request



SJM50


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>BLUETOOTH</b>			
Size	Document Number		Rev
	<b>SJM50-PU</b>		<b>SB</b>
Date:	Tuesday, December 23, 2008	Sheet	24 of 56






SA\_20081113 High Speed

22.10218.U11  
2ND = 22.10321.151



74.00546.A7D  
2ND = 74.R9712.A71




SA\_20081106

20.F1240.010  
2ND = 20.F0711.010

84.00143.G1K  
2ND = 84.00143.D1K

SJM50

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB CONN</b>			
Size	Document Number	SJM50-PU	
Date: Tuesday, December 23, 2008	Sheet	25	of 56



SA\_20081103\_5784  
doesn't use SMB BUS

**EEPROM**

Place PLLVDD/AVDDL CKT as close to chip as possible

U21  
AT24C02BN-SH-T-GP  
72.24C02.R01  
2ND = 72.24C02.M01

SJM50

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **BCM5764**

Size	Document Number	Rev
Custom	<b>SJM50-PU</b>	<b>SB</b>




Date: Tuesday, December 23, 2008 Sheet 26 of 56

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

GIGA Lan Transformer



XFORM-275-GP  
68.89240.30A  
2nd = 68.IH046.301



SJM50


**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN CONN**

Size A3	Document Number <b>SJM50-PU</b>	Rev <b>SB</b>
Date: Wednesday, December 24, 2008 Sheet 27 of 56		


# AUDIO CONN.

<http://hobi-elektronika.net>



SB\_20081218




## Internal Speaker



20.D0196.104  
2ND = 20.F0714.004

SJM50




<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>AUDIO AMP AND CONN.</b>	
Size	Document Number
<b>SJM50-PU</b>	
Date: Wednesday, December 24, 2008	Sheet 28 of 56



SB\_20081209\_Hosnic suggest

SA\_20081104

4 IN 1 CARD-READER (SD/MMC/MS/XD)



SJM50

**緯創資通** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **Cardreader RTS5159**

Size	Document Number	Rev
	<b>SJM50-PU</b>	<b>SB</b>

Date: Wednesday, December 24, 2008 Sheet 29 of 56

ZQ.I0043.011

# Mini Card Connector(WLAN)



SJM50

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**MINI CARD**







Size A3 Document Number **SJM50-PU** Rev **SB**

Date: Tuesday, December 23, 2008 Sheet 30 of 56

CPU TEMP:


H\_THERMDA and H\_THERMDC routing 10mil trace width and spacing. Locate Capacity near thermal diode

for CPU thermal diode




PH at SB side

32,35,51 KBC\_THERM\_CLK <<<<<<  
32,35,51 KBC\_THERM\_DAT <<<<<<



ps. FAN1 POWER TRACE WIDTH MAY BE IN 25 MIL



SHDN SEL

TRIP SET

PULL UP RESISTOR	MODE OF OPERATION
<=4.7K OHM	EXTERNAL DIODE 1 SIMPLE MODE-BETA COMPENSATION DISABLED,REC DISABLED
6.8K OHM	EXTERNAL DIODE 1 DIODE MODE-BETA COMPENSATION DISABLED,REC ENABLED
10K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED,REC ENABLED
15K OHM	INTERNAL DIODE
22K OHM	EXTERNAL DIODE 2 TRANSISTOR MODE-BETA COMPENSATION ENABLED,REC ENABLED
>=33K OHM	EXTERNAL DIODE 1 TRANSISTOR MODE-BETA COMPENSATION ENABLED,REC ENABLED

Ttrip(degree)	RSET(1%)
85	562
86	604
87	649
88	698
89	750
90	787
91	845
92	909
93	953
94	1020
95	1100






SJM50

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Thermal/Fan Controller

Size: Document Number: **SJM50-PU** Rev: SB


Date: Wednesday, December 24, 2008 Sheet 31 of 56




MB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24  
KB PIN DEFINE: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

K/B 24






**GOLDEN FINGER FOR DEBUG BOARD**




SJM50


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>BIOS</b>			
Size	Document Number		Rev
	<b>SJM50-PU</b>		<b>SB</b>
Date:	Tuesday, December 23, 2008		Sheet 33 of 56

# TOUCH PAD




SJM50








 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Touch PAD</b>		
Size	Document Number	Rev
	<b>SJM50-PU</b>	<b>SB</b>
Date: Tuesday, December 23, 2008		Sheet 34 of 56



20.K0381.008  
2ND = 20.K0315.008


SJM50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>MEDIA BD CONN</b>	
Size	Document Number
<b>SJM50-PU</b>	
Date:	Tuesday, December 23, 2008
Sheet	35 of 56
Rev	SB



SJM50


<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>Title LED</b>			
Size	Document Number		Rev
	<b>SJM50-PU</b>		<b>SB</b>
Date: Wednesday, December 24, 2008			
		Sheet 36	of 56









**Follow OLAN**

**P/H @ 1D8V\_S3 PAGE**

<p><b>緯創資通 Wistron Corporation</b>                  21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,                  Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p><b>Title RUN POWER and AUX POWER</b></p>	
Size	Document Number
<p><b>SJM50-PU</b></p>	
Date: Wednesday, December 24, 2008	Sheet 37 of 56











SA\_20081030




SA\_20081030




$$V_{trip}(mV) = R_{trip}(k\Omega) * 10(\mu A)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$

SB\_20081216



SA\_20081030



Change 4.7u

I<sub>omax</sub>=8A

V<sub>o(cal)</sub>=1.1060V

Close to VFB Pin (pin5)

Change 4.7u

1D2V I<sub>omax</sub>=5A  
OCP>10A

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

V<sub>out</sub>=0.758V\*(R1+R2)/R2 --> PWM mode

V<sub>out</sub>=0.764V\*(R1+R2)/R2 --> Skip Mode


SJM50

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D1V 1D2V**

Size A3 Document Number **SJM50-PU** Rev **SB**

Date: Wednesday, December 24, 2008 Sheet 41 of 56



2008/10/24

$$V_{out} = 0.75V * (R1 + R2) / R2$$

SJM50

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **TPS51117 1D8V**


Size A3	Document Number	Rev
	<b>SJM50-PU</b>	<b>SB</b>

Date: Wednesday, December 24, 2008 Sheet 42 of 56

**G1117** 1D5V\_S0  
Iomax=1A




1D2V\_S5  
Iomax=400mA




Place near to SB700

2D5V\_S0  
Iomax=0.3A 2D5V/300mA




Place near to CPU

Place near to Mini-card





Place near to Dimm

Iomax=1A  
OCP>2A



SJM50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>0D9V 2D5V 1D25V 1D5V</b>	
Title Size A4	Document Number <b>SJM50-PU</b>
Date: Tuesday, December 23, 2008	Rev <b>SB</b>
Sheet 43 of 56	




SJM50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51124 1D8V/VGA CORE**

Size A3	Document Number	Rev SB
Date: Wednesday, December 24, 2008		Sheet 44 of 56



SJM50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>VDDR3</b>	
<b>Size</b> A4	<b>Document Number</b> <b>SJM50-PU</b>
<b>Date</b> Wednesday, December 24, 2008	<b>Rev</b> <b>SB</b>
Date: Wednesday, December 24, 2008 Sheet 45 of 56	



SJM50


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: ISL88731A Charger


Size A3	Document Number	Rev SB
---------	-----------------	--------

Date: Wednesday, December 24, 2008 Sheet 46 of 56


<http://hobi-elektronika.net>  
**Adaptor in to generate DCBATOUT**




**BATTERY CONNECTOR**



SJM50


 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>AD/BATT CONN</b>	
Title Size Date: Tuesday, December 23, 2008	Document Number <b>SJM50-PU</b> Sheet 47 of 56
Rev <b>SB</b>	Rev SB

### Check test point




Test Point放在Dimm Door打開可量測處


### USB Conn. Test Point keep on connector side




### MMBB1 Conn. Test Point keep on connector side




### BT Conn. Test Point keep on connector side




### FAN Conn. Test Point keep on connector side




### KB1 Conn. Test Point keep on connector side




### SPKR1 Conn. Test Point keep on connector side



### LEDB1 Conn. Test Point keep on connector side




















### TOUCH PAD Conn. Test Point keep on connector side



緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien Z21, Taiwan, R.O.C.

Title		
<b>AFTE TP</b>		
Size	Document Number	Rev
A3	<b>SJM50-PU</b>	<b>SB</b>
Date:	Tuesday, December 23, 2008	Sheet 48 of 56





SJM50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number **SJM50-PU** Rev: SB

Date: Monday, December 22, 2008 Sheet 49 of 56

VGA2A 1 OF 8

PEG_TXP0 PEG_TXN0	AA38 Y37	PCIE_RX0P PCIE_RX0N	PCIE_TX0P PCIE_TX0N	Y33 Y32	M92_PCIE_RXP0 M92_PCIE_RXN0	SCD1U16V2KX-3GP 1	C420 C421	PEG_RXP0 PEG_RXN0
PEG_TXP1 PEG_TXN1	Y35 W36	PCIE_RX1P PCIE_RX1N	PCIE_TX1P PCIE_TX1N	W33 W32	M92_PCIE_RXP1 M92_PCIE_RXN1	SCD1U16V2KX-3GP 1	C410 C404	PEG_RXP1 PEG_RXN1
PEG_TXP2 PEG_TXN2	W38 V37	PCIE_RX2P PCIE_RX2N	PCIE_TX2P PCIE_TX2N	U33 U32	M92_PCIE_RXP2 M92_PCIE_RXN2	SCD1U16V2KX-3GP 1	C402 C403	PEG_RXP2 PEG_RXN2
PEG_TXP3 PEG_TXN3	V35 U36	PCIE_RX3P PCIE_RX3N	PCIE_TX3P PCIE_TX3N	U30 U29	M92_PCIE_RXP3 M92_PCIE_RXN3	SCD1U16V2KX-3GP 1	C405 C406	PEG_RXP3 PEG_RXN3
PEG_TXP4 PEG_TXN4	U38 T37	PCIE_RX4P PCIE_RX4N	PCIE_TX4P PCIE_TX4N	T33 T32	M92_PCIE_RXP4 M92_PCIE_RXN4	SCD1U16V2KX-3GP 1	C417 C418	PEG_RXP4 PEG_RXN4
PEG_TXP5 PEG_TXN5	T35 R36	PCIE_RX5P PCIE_RX5N	PCIE_TX5P PCIE_TX5N	T30 T29	M92_PCIE_RXP5 M92_PCIE_RXN5	SCD1U16V2KX-3GP 1	C419 C425	PEG_RXP5 PEG_RXN5
PEG_TXP6 PEG_TXN6	R38 P37	PCIE_RX6P PCIE_RX6N	PCIE_TX6P PCIE_TX6N	P33 P32	M92_PCIE_RXP6 M92_PCIE_RXN6	SCD1U16V2KX-3GP 1	C424 C416	PEG_RXP6 PEG_RXN6
PEG_TXP7 PEG_TXN7	P35 N36	PCIE_RX7P PCIE_RX7N	PCIE_TX7P PCIE_TX7N	P30 P29	M92_PCIE_RXP7 M92_PCIE_RXN7	SCD1U16V2KX-3GP 1	C400 C401	PEG_RXP7 PEG_RXN7
PEG_TXP8 PEG_TXN8	N38 M37	PCIE_RX8P PCIE_RX8N	PCIE_TX8P PCIE_TX8N	N33 N32	M92_PCIE_RXP8 M92_PCIE_RXN8	SCD1U16V2KX-3GP 1	C409 C399	PEG_RXP8 PEG_RXN8
PEG_TXP9 PEG_TXN9	M35 L36	PCIE_RX9P PCIE_RX9N	PCIE_TX9P PCIE_TX9N	N30 N29	M92_PCIE_RXP9 M92_PCIE_RXN9	SCD1U16V2KX-3GP 1	C415 C423	PEG_RXP9 PEG_RXN9
PEG_TXP10 PEG_TXN10	L38 K37	PCIE_RX10P PCIE_RX10N	PCIE_TX10P PCIE_TX10N	L33 L32	M92_PCIE_RXP10 M92_PCIE_RXN10	SCD1U16V2KX-3GP 1	C398 C408	PEG_RXP10 PEG_RXN10
PEG_TXP11 PEG_TXN11	K35 J36	PCIE_RX11P PCIE_RX11N	PCIE_TX11P PCIE_TX11N	L30 L29	M92_PCIE_RXP11 M92_PCIE_RXN11	SCD1U16V2KX-3GP 1	C407 C397	PEG_RXP11 PEG_RXN11
PEG_TXP12 PEG_TXN12	J38 H37	PCIE_RX12P PCIE_RX12N	PCIE_TX12P PCIE_TX12N	K33 K32	M92_PCIE_RXP12 M92_PCIE_RXN12	SCD1U16V2KX-3GP 1	C422 C414	PEG_RXP12 PEG_RXN12
PEG_TXP13 PEG_TXN13	H35 G36	PCIE_RX13P PCIE_RX13N	PCIE_TX13P PCIE_TX13N	J33 J32	M92_PCIE_RXP13 M92_PCIE_RXN13	SCD1U16V2KX-3GP 1	C427 C429	PEG_RXP13 PEG_RXN13
PEG_TXP14 PEG_TXN14	G38 F37	PCIE_RX14P PCIE_RX14N	PCIE_TX14P PCIE_TX14N	K30 K29	M92_PCIE_RXP14 M92_PCIE_RXN14	SCD1U16V2KX-3GP 1	C428 C426	PEG_RXP14 PEG_RXN14
PEG_TXP15 PEG_TXN15	F35 E37	PCIE_RX15P PCIE_RX15N	PCIE_TX15P PCIE_TX15N	H33 H32	M92_PCIE_RXP15 M92_PCIE_RXN15	SCD1U16V2KX-3GP 1	C411 C412	PEG_RXP15 PEG_RXN15

- 8 PEG\_RXP[15..0] << PEG\_RXP[15..0]
- 8 PEG\_RXN[15..0] << PEG\_RXN[15..0]
- 8 PEG\_TXP[15..0] << PEG\_TXP[15..0]
- 8 PEG\_TXN[15..0] << PEG\_TXN[15..0]


PCI EXPRESS INTERFACE

DIS

3 CLK\_PCIE\_PEG  
3 CLK\_PCIE\_PEG#

AB35  
AA36


PCIE\_REFCLKP  
PCIE\_REFCLKN





SJM50

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> M92 (1/7) PCIE			
Size A3	Document Number <b>SJM50-PU</b>	Rev <b>SB</b>	
Date: Tuesday, December 23, 2008		Sheet 50 of 56	







SA\_20081111



M92-M2 uses memory group B only



SA\_20081117




HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNCR, GENERIC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO, GPIO21_BB_EN	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Fm25LV512A	0100
2GB	x		Fm25LV1010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNCR VGA_VSYNCR	AUD[1:0] 0: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0

STRAPS	PIN	DESCRIPTION
GPIO	DVPPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.




SAMSUNG 72.41164.G0U

HYNIX 2ND = 72.51G63.A0U

72.41164.G0U

2ND = 72.51G63.A0U




SJM50

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **M92 (6/7) VRAM B0**

Size: A3 Document Number: **SJM50-PU** Rev: **SB**


Date: Tuesday, December 23, 2008 Sheet 55 of 56



72.41164.G0U  
2ND = 72.51G63.A0U



72.41164.G0U  
2ND = 72.51G63.A0U



SJM50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **M92 (7/7) VRAM B1**

Size: A3 Document Number: **SJM50-PU** Rev: **SB**

Date: Tuesday, December 23, 2008 Sheet: 56 of 56