

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	1.0	06/10/2	36	EXPRESS/OIDE/TP	1.0	06/10/2
02	Block Diagram	1.0	06/10/2	37	PCI (PCI BUS)	1.0	06/10/2
03	Yonah(HOST BUS) 1/2	1.0	06/10/2	38	PCI (ILINK)	1.0	06/10/2
04	Yonah(HOST BUS) 2/3	1.0	06/10/2	39	PCI (MS)	1.0	06/10/2
05	Yonah(Power/Gnd) 3/3	1.0	06/10/2	40	PCI (PCMCIA)	1.0	06/10/2
06	CALISTOGA (HOST) 1/7	1.0	06/10/2	41	USB2.0	1.0	06/10/2
07	CALISTOG (DMI) 2/7	1.0	06/10/2	42	CRT	1.0	06/10/2
08	CALIST (GRAPHIC) 3/7	1.0	06/10/2	43	DB CONNS & LED	1.0	06/10/2
09	CALISTOGA (DDRII) 4/7	1.0	06/10/2	44	Power Design Diagram	1.0	06/10/2
10	CALIST (POWER, VCC) 5/7	1.0	06/10/2	45	DC IN/Charger (MAX1909)	1.0	06/10/2
11	CALIST (VCC CORE) 6/7	1.0	06/10/2	46	SYSPWR(+3VALW/+5VALW)	1.0	06/10/2
12	CALIST (VSS) 7/7	1.0	06/10/2	47	SYSPWR(+1 5VRUN/+1 05VRUN)	1.0	06/10/2
13	DDR1(SO-DIMM 0) 1/3	1.0	06/10/2	48	VICORE(ISL6262)	1.0	06/10/2
14	DDR1(SO-DIMM 1) 2/3	1.0	06/10/2	49	Others power plan	1.0	06/10/2
15	DDR1(Termination) 3/3	1.0	06/10/2	50	OVP protection	1.0	06/10/2
16	PCI-EXP/STRAP) 1/7	1.0	06/10/2	51	VGA PWR (VGACORE) (10)	1.0	06/10/2
17	PCI-EXP/STRAP) 2/7	1.0	06/10/2	52	DDR2PWR(+1 8V BUS/+0 5V)	1.0	06/10/2
18	PCI-EXP/STRAP) 3/7	1.0	06/10/2	53	CDMA	1.0	06/10/2
19	PCI-EXP/STRAP) 4/7	1.0	06/10/2	54	ROLE	1.0	06/10/2
20	PCI-EXP/STRAP) 5/7	1.0	06/10/2	55	POWER QUELIER	1.0	06/10/2
21	PCI-EXP/STRAP) 6/7	1.0	06/10/2	56	BIOS	1.0	06/10/2
22	PCI-EXP/STRAP) 7/7	1.0	06/10/2				
23	VRAM(EDORS)	1.0	06/10/2				
24	VRAM(POWERBYPASS)	1.0	06/10/2				
25	I/VDS / S VIDEO	1.0	06/10/2				
26	ICH7-M(PCI/USB) 1/5	1.0	06/10/2				
27	ICH7-M(LPC, IDE, SATA) 2/5	1.0	06/10/2				
28	ICH7-M(GPIO) 3/5	1.0	06/10/2				
29	ICH7-M(POWER) 4/5	1.0	06/10/2				
30	ICH7-M(GND) 5/5	1.0	06/10/2				
31	SATA HDD/CD-ROM	1.0	06/10/2				
32	EC+KBC	1.0	06/10/2				
33	Flash ROM/XBUS	1.0	06/10/2				
34	Mini Card/BT	1.0	06/10/2				
35	PAN/HW THERMAL PROTECT	1.0	06/10/2				

PCB P/N: 1P-0069700-8011 - Unimicro
1P-0069201-8011 - NANYA

Project Code & Schematics Subject: MS60 Main Board

CONFIDENTIAL

P. Leader	Check by	Design by
 10/3	 10/3	 10/3

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Index Page

Size	Document Number	Rev
Custom	MS60-1-01 (MBX-159)	1.0
Date:	Monday, October 02, 2006	Sheet 1 of 58

Oct 03 06 02:46P

CCPGB-CNB

/5015

P. 2

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	1.0	06/10/2	36	EXPRESS/OIDE/TP	1.0	06/10/2
02	Block Diagram	1.0	06/10/2	37	PCI (PCI BUS)	1.0	06/10/2
03	Yonah(HOST BUS) 1/2	1.0	06/10/2	38	PCI (ILINK)	1.0	06/10/2
04	Yonah(HOST BUS) 2/3	1.0	06/10/2	39	PCI (MS)	1.0	06/10/2
05	Yonah(Power/Gnd) 3/3	1.0	06/10/2	40	PCI (PCMCIA)	1.0	06/10/2
06	CALISTOGA (HOST) 1/7	1.0	06/10/2	41	USB2.0	1.0	06/10/2
07	CALISTOG (DMI) 2/7	1.0	06/10/2	42	CRT	1.0	06/10/2
08	CALIST (GRAPHIC) 3/7	1.0	06/10/2	43	DB CONNS & LED	1.0	06/10/2
09	CALISTOGA (DDR II) 4/7	1.0	06/10/2	44	Power Design Diagram	1.0	06/10/2
10	CALIST (POWER,VCC) 5/7	1.0	06/10/2	45	DC_IN/Charger (MAX1909)	1.0	06/10/2
11	CALIST (VCC CORE) 6/7	1.0	06/10/2	46	SYSPWR(+3VALW/+5VALW)	1.0	06/10/2
12	CALIST (VSS) 7/7	1.0	06/10/2	47	SYSPWR(+1_5VRUN/+1_05VRUN)	1.0	06/10/2
13	DDR II(SO-DIMM_0) 1/3	1.0	06/10/2	48	VHCORE(ISL6262)	1.0	06/10/2
14	DDR II(SO-DIMM_1) 2/3	1.0	06/10/2	49	Others power plan	1.0	06/10/2
15	DDR II(Termination) 3/3	1.0	06/10/2	50	OVP protection	1.0	06/10/2
16	VGA(PCI-E/STRAP) 1/7	1.0	06/10/2	51	VGAPWR(VGACORE&IO)	1.0	06/10/2
17	VGA(PCI-E/STRAP) 2/7	1.0	06/10/2	52	DDR2PWR(+1_8V_SUS/+0_9VRUN)	1.0	06/10/2
18	VGA(GDDR3) 3/7	1.0	06/10/2	53	CLOCK GEN	1.0	06/10/2
19	VGA(TMDS/LVDS) 4/7	1.0	06/10/2	54	HOLE	1.0	06/10/2
20	VGA(SS) 5/7	1.0	06/10/2	55	POWER SEQUENCE	1.0	06/10/2
21	VGA(MULTIUSE) 6/7	1.0	06/10/2	56	History	1.0	06/10/2
22	VGA(TV/CRT) 7/7	1.0	06/10/2				
23	VRAM(GDDR3)	1.0	06/10/2				
24	VRAM(POWERBYPASS)	1.0	06/10/2				
25	LVDS / S_VIDEO	1.0	06/10/2				
26	ICH7-M(PCI/USB) 1/5	1.0	06/10/2				
27	ICH7-M(LPC, IDE, SATA) 2/5	1.0	06/10/2				
28	ICH7-M(GPIO) 3/5	1.0	06/10/2				
29	ICH7-M(POWER) 4/5	1.0	06/10/2				
30	ICH7-M(GND) 5/5	1.0	06/10/2				
31	SATA HDD/CD-ROM	1.0	06/10/2				
32	EC+KBC	1.0	06/10/2				
33	Flash ROM/XBUS	1.0	06/10/2				
34	Mini_Card/BT	1.0	06/10/2				
35	FAN/HW THERMAL PROTECT	1.0	06/10/2				



P. Leader	Check by	Design by

PCB P/N: 1P-0069700-8011 - Unimicro
1P-0069201-8011 - NANYA


Project Code & Schematics Subject: MS60 Main Board

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Index Page**

Size	Document Number	Rev.
Custom	MS60-1-01 (MBX-159)	1.0
Date:	Monday, October 02, 2006	Sheet 1 of 56

MS60 (CALISTOGA PM/GM+Gfx Block Diagram)



SYSTEM DC/DC MAX8734 P.46	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC

SYSTEM DC/DC MAX8743 P.47	
INPUTS	OUTPUTS
DCBATOUT	+1_5VRUN +1_05VRUN

SC486 P.52	
DCBATOUT	+1_8V_S3_SUS +0_9VRUN


CPU DC/DC ISL6262 P.48	
INPUTS	OUTPUTS
DCBATOUT	VHORE


AMP DC/DC MAX1616 P.49	
INPUTS	OUTPUTS
DCBATOUT	+8VRUN

SC411 P.51	
INPUTS	OUTPUTS
DCBATOUT	NV_VDD

GMT966 P.51	
+1_5VRUN	PEX_VDD

MAXIM CHARGER MAX1909 P.45	
INPUTS	OUTPUTS
AD+	BT+ DCBATOUT







Layout note:
no stub on
H_STPCLK#


A#[32-39], APM#[0-1]:
Leave escape routing
on for future
functionality


ICH7M's GPIO12: VIL---> -0.5V ~ 0.8V
VIH---> 2.0V ~ 3.3+0.5V
YONAH's PROCHOT#: VIL---> -0.1V ~ 0.3*VCCP
VIH---> 0.7*VCCP ~ VCCP+0.1

If PROCHOT# is routed between
CPU, IMVP and MCH, pull-up
resistor has to be 75 ohm +-5%



Debug port not used .
resistors close to CPU.





Place close to CPU



Layout Note:
 $Z_0=55 \text{ ohm}$, 0.5"
 max for GTLREF.

FSB Frequency Table:

BSEL[2:0]	Freq.(MHz)
LLL	Reserve
L LH	133
L HL	Reserve
L HH	166


Layout Note:
 Comp0,2 connect with $Z_0=27.4 \text{ ohm}$, make trace length shorter than 0.5".
 Comp1,3 connect with $Z_0=55 \text{ ohm}$, make trace length shorter than 0.5".







CPU_VCCA----->130mA
 CPU_VCCP----->2.5A
 CPU_VCC----->36A

Same Length
 Layout Note: Route VCCSENSE traces at 27.4 Ohms with 50 mil spacing. Place PU and PD within 1 inch of cpu.
 width=18 mil
 spacing=7 mil




maximum current is 130mA for CPU_VCCA in Merom and 600A/us slew rate for CPU_VCCA







4 H_D#[63..0] H_D#[63..0]



HOST





53 CLK_MCH_BCLK# CLK_MCH_BCLK#





GM	QG88CGM	12-0G88CGM-0000
PM	QG88CPM	12-0G88CPM-0000
GML	940GML-QR60-A3	12-940GML0-A300


















Caps used in +1_5VSUS_PCIE should be on top layer

NOTE:
0.1uF caps in 1.5SxPLL need to be located as edge caps within 200mils






GMCH TV-OUT Disable

FOXCONN CONFIDENTIAL









POWER





Note: All VCCSM pins shorted internally.



NCTF

CALISTOGA

FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **CALISTOGA(VCC CORE) 6 of 7**

Size: Document Number
 Custom: MS60-1-01 (MBX-159)
 Date: Monday, October 02, 2006

Rev: 1.0
 Sheet: 11 of 56

7 MCH_CFG_5 ← 1 ● 30MIL TP45

MCH_CFG_5
Low = DMIx2
High = DMIx4

7 MCH_CFG_6 ← 1 ● 30MIL TP40

MCH_CFG_6
Low = Moby Dick
High = Calistoga
DDR2 select (default high)

7 MCH_CFG_7 ← 1 ● 30MIL TP36

MCH_CFG_7
(CPU Strap)
Low = RSVD
High = Mobile Yonah processor

7 MCH_CFG_9 ← 1 ● 30MIL TP35

MCH_CFG_9
(PCIE Graphics Lane)
Low = Reverse Lane
High = Normal operation

For layout convenience

7 MCH_CFG_10 ← 1 ● 30MIL TP35

MCH_CFG_10
(HOST PLL VCC SELECT)
Low = RESERVED
High = MOBILITY

7 MCH_CFG_11 ← 1 ● 30MIL TP47

MCH_CFG_11
(PSB 4x CLK ENABLE)
Low = Reserved
High = Calistoga

7 MCH_CFG_12 ← 1 ● 30MIL TP47

MCH_CFG_12
(PSB 4x CLK ENABLE)
Low = Reserved
High = Calistoga

7 MCH_CFG_13 ← 1 ● 30MIL TP55

MCH_CFG_[13:12]
(XOR/ALLZ)
00=Partial Clock Gating Disable
01=XOR Mode Enable
10=All-Z Mode Enable
11=Normal Operation(Default)

7 MCH_CFG_16 ← 1 ● 30MIL TP44

MCH_CFG_16
(FSB Dynamic ODT)
Low = Dynamic ODT Disabled
High = Dynamic ODT Enable





MCH_CFG_18
(VCC_CORE Select)
Low = 1.05V(default)
High = 1.5V

MCH_CFG_19
(DMI LANE REVERSAL)
Low = Normal(default)
High = LANES REVERSED





MCH_CFG_20
(PCIe Backward Interoperability mode)
Low = Only SDVO or PCIE x1 is operational (defaults)
High = SDVO and PCIE x1 are operating simultaneously via the PEG port

Layout Noe:
Location of all MCH_CFG strap resistors needs to be close to trace to minimize stub


Check CALISTOGA version , after A2 version , if systec can't boot up then NC the pull low R



1.8V per DIMM=3.08A







SMBus Address: A0(W)/A1(R)




1.8V per DIMM=3.08A

0.1 μF and 2.2 μF placed close to VREF pins




SMBus Address: A4(W)/A5(R)



FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title DDR(II)SO-DIMM_1	
Size	Document Number
Custom	MS60-1-01 (MBX-159)
Date: Monday, October 02, 2006	Sheet 14 of 56
	Rev 1.0




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN



Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN





FOXCONN CONFIDENTIAL



CONFIDENTIAL
RELEASE

425
Follow FAE suggest
BCAL_TERM_GND is not used for DDR.



NC for present design.
only for NV43 strapping.
change to TP in next version

TVMODE		
NTSC (01)		
MIOAD10	MIOAD7	TVMODE
0	0	SECAM
0	1	NTSC
1	0	PAL
1	1	CRT

Strap for GDDR3-136ball

0001	16Mx32	Infineon
0010	16Mx32	Hynix
0011	16Mx32	Samsung
0101	8Mx32	Infineon
0110	8Mx32	Hynix
0111	8Mx32	Samsung

SUBVENDOR

0	(USE SYSTEM BIOS)
1	(USE EXTERNAL ROM)

PANEL ID CONFIG
NC

MIOAD0 is used to set the PCI Express PLL termination enable.
DEFAULT "0"

3GIO_PADCFG[2:0]
001 for G7X





G72M/G73M
PCI_DEVID[3:0]="1000"->8


CRYSTAL
10 (27M Hz)

MIOBD6	MIOBD2	Crystal
1	0	27MHz
0	1	14.318MHz
0	0	13.5MHz
1	1	Preserved










ROM_TYPE NC


00	PARALLEL
01	SERIAL_AT25F
10	SERIAL_SST45VF
11	LPC








UN STUFF FOR G7X





Near CLKGEN






Place Near DDR


PVT Change

Check Spec.


	I/O	Inter pull low	GPIO TABLE	
GPIO0	I	Yes	DVI Hot Plug Detect 0 (HPD0)	
GPIO1	I	Yes	Hot Plug Detect 1 (HPD1)	
GPIO2	O	Yes	Panel Brightness (PWM)	Active High
GPIO3	O	No	Panel Power	Active Low
GPIO4	O	Yes	Panel Backlight On/Off	Active High
GPIO5	O	Yes	GPU Voltage CTL0 H: NVDD=1.1V	
GPIO6	O	Yes		
GPIO7	O	Yes	MEM VID	
GPIO8	I	No	Thermal Alert	Active Low
GPIO9	O	No(Low)	Fan control. Support either PWM or on/off	
GPIO10	I/O	No	Power Mizer control signal	
GPIO11	O	No(Low)	Rset switch control. H:SVIDEO(69.8) L:HDTV(88.7)	
GPIO12	O	No	Available for general use.	

PWR_MIZER LEVEL	H	L
Vref	50% FBVDDQ	70% FBVDDQ






DACA	VGA-CRT			I2CA
DACA-RED	R			
DACA-GREEN	G			
DACA-BLUE	B			
DACA-HSYNC	HSYNC			
DACA-VSYNC	VSYNC			
	VGA-DDCLK			SCL
	VGA-DDCDATA			SDA
DACB	S-VIDEO	COMPOSITE	D-CONNECTOR	I2CC
DACB-RED	C		PR	
DACB-GREEN	Y		Y	
DACB-BLUE		COMPOSITE		
			LINE1	SCL
			LINE2	SDA
			LINE3	
DACC	DVI-I			I2CB
DACC-RED	R			
DACC-GREEN	G			
DACC-BLUE	B			
DACC-HSYNC	HSYNC			
DACC-VSYNC	VSYNC			
	DVI-DDCLK			SCL
	DVI-DDCDATA			SDA



Address / Command on Die termination is set to 120 ohm.





DLL POWER --- Add decoupling C and L ?
Minimum 200us delay required prior to applying any executable command after stable power and clock.

For 16Mx32 Bit stuff
8Mx32 Bit no stuff



VRAM_VREF is 70%FBVDDQ for GDDR3

VRAM_VREF is 70%FBVDDQ for GDDR3 1.26V



For 8Mx32 Bit Stuff
16Mx32 Bit no stuff




CONFIDENTIAL



LVDS





PANEL ID





Size	13.3" wide		
Vendor	AUO	SHARP	
Type			
Panel ID Check[2..0]	001	010	


LVDS CONNECTOR




LCD POWER






S-VIDEO





INVERTER CONNECTOR












PCI Pullups





Test leakage voltage in BB





Place within 500 mils of ICH and don't routing next to high speed signals





The traces inside this block should be wider. No digital signals routed under XTAL



Distance between the ICH-7M and C on the "P" signal should be identical distance between the ICH-7M and C on the "N" signal for same pair







Layout note:
Placed within 100mils of pin AD17 of ICH7 on the bottom side or 140 mils on the top.


Layout note:
Placed within 100mils of pin F6 of ICH7 on the bottom side or 140 mils on the top.

Layout note:
Place above Caps within 100 mils of ICH on the bottom side or 140 mils on the top near D28, T28, AD28.

Layout note:
Placed within 100mils of pin F6 of ICH7 on the bottom side or 140 mils on the top.

Place within 100 mils of ICH on the bottom side or 140 mils on the top near pin AG9.

0.33A
For all Vcc3_3 plane
Place close to ICH7 PCI power pin group








FOXC
CONFIDENTIAL



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title ICH7-M(GND) 5/5		
Size A3	Document Number MS60-1-01 (MBX-159)	Rev 1.0
Date: Monday, October 02, 2006	Sheet 30	of 56




SATA HDD CONN






M-ID	0	1	2	3	4	5	
MS60-L	1	0	1	1	1	0	940GML
MS60-H	0	1	1	1	1	0	945PM
MS60-M	1	1	1	1	1	0	945GM
MS61-L	1	0	0	1	1	0	940GML
MS61-H	0	1	0	1	1	0	945PM
MS61-M	1	1	0	1	1	0	945GM




- M-ID 5: 0- MS60 and the following MS60 type
1- MS70 and the following MS70 type
- M-ID 2-4: 1- Reserved
- M-ID 1: 0- Intel 940 series
1- Intel 945 series
- M-ID 0: 0- External Gfx.
1- Internal Gfx.
- M-ID 3: 0- MS61 type



32 SIO_FA[19..0]
32 SIO_FD[7..0]



BIOS ROM



FOXCONN CONFIDENTIAL


WWAN FOR MS60-L ONLY!!

FOXCONN
CONFIDENTIAL




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	WWAN		
Size	Document Number		Rev
Custom	MS60-1-01 (MBX-159)		1.0
Date:	Monday, October 02, 2006	Sheet	34 of 56

FAN




CPU SENSOR




Place Thermal-Sensor near CPU & GMCH.

CONFIDENTIAL
 FOXCONN


HW THERMAL PROTECTION





FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title FAN/HW THERMAL PROTECT		
Size A3	Document Number MS60-1-01 (MBX-159)	Rev 1.0
Date: Monday, October 02, 2006	Sheet 35	of 56




CONFIDENTIAL



FOXCONN		HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division	
Title: OIDE/TP			
Size	Document Number		Rev
Custom	MS60-1-01 (MBX-159)		1.0
Date:	Monday, October 02, 2006		Sheet 36 of 56



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title: PCI (PCI BUS)		
Size: A3	Document Number: MS60-1-01 (MBX-159)	Rev: 1.0
Date: Monday, October 02, 2006 Sheet 37 of 56		



Close to IC

This capacitor should be placed between Pin P15 and Pin R17 .

This capacitor must be placed to IC pin


This array must be placed close to AVDD(Pin P13,P14,U15) They must be tied to a low-impedance GND.

Place near PCI8402


iLink CONN.



Resistors should be placed on the SCL and SDA terminals





FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title PCI (ILINK)		
Size A3	Document Number MS60-1-01 (MBX-159)	Rev 1.0
Date: Monday, October 02, 2006 Sheet 38 of 56		




PVT Change to test point


PVT Change to test point

MS Duo / Pro



MP Change






- RSVD4 D19
- RSVD5 F15
- RSVD6 E19
- RSVD7 G15
- RSVD8 F19
- RSVD9 G18
- RSVD10 H15
- RSVD11 H17
- RSVD12 H19
- RSVD13 F18
- RSVD14 F17
- RSVD15 G19
- RSVD16 H14
- RSVD17 E18
- RSVD18 K15
- RSVD19 L15
- RSVD20 J15
- RSVD21 H18
- RSVD22 E17
- RSVD23 A16
- RSVD24 E14
- RSVD25 B15
- RSVD26 B14
- RSVD27 A14
- RSVD28 C13
- RSVD29 B13
- RSVD30 L18
- RSVD31 M19
- RSVD32 M17
- RSVD33 N19
- RSVD34 N17
- RSVD35 C10
- RSVD36 A10
- RSVD37 E11
- RSVD38 L19
- RSVD39 M18
- RSVD40 M15
- RSVD41 N18
- RSVD42 P19
- RSVD43 B10
- RSVD44 F11
- RSVD45 C11
- RSVD46 J18
- RSVD47 J17
- RSVD48 K17
- RSVD49 G17
- RSVD50 K18
- RSVD51 L17
- RSVD52 E13
- RSVD53 C15
- RSVD54 C12
- RSVD55 A11
- RSVD56 E12
- RSVD57 B12
- RSVD58 A12
- RSVD59 B16
- RSVD60 A13
- RSVD61 B11
- RSVD62 N15
- RSVD63 C14
- B9
- C9
- A9
- C4

FOXCONN
 CONFIDENTIAL
























MP Change


MP Change
















MAX8734_LDO3
PR203
3.3K_F
0402

PVT add





TON connect to GND = 5V/400KHZ, 3.3V/500KHZ
ILIM5/ILIM3 for setting OCP

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title SYS Power (3D3VALW/5VALW)		
Size A3	Document Number MS60-1-01 (MBX-159)	Rev 1.0
Date: Monday, October 02, 2006	Sheet 46 of 56	




1_5V/1_05V OVP and UVP setting






Place these CAPS close to FETs

Place these CAPS close to FETs




- VID0 1 TP131 TPC35T_75
- VID1 1 TP133 TPC35T_75
- VID2 1 TP135 TPC35T_75
- VID3 1 TP137 TPC35T_75
- VID4 1 TP139 TPC35T_75
- VID5 1 TP140 TPC35T_75
- VID6 1 TP141 TPC35T_75

- DPRSLPVR 1 TP132 TPC35T_75
- IMVP_VR_ON 1 TP134 TPC35T_75
- PSI# 1 TP136 TPC35T_75
- H_DPRSTP# 1 TP138 TPC35T_75



Discharge circuit for power-off

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Other power plan-ZG		
Size	Document Number	Rev
Custom	MS60-1-01 (MBX-159)	1.0
Date:	Monday, October 02, 2006	Sheet 49 of 56



Control ACIN OCP protect


PVT Change.

PVT Change.


$$VIINP = I_{source} \times R_{s1} \times GIINP \times R$$

VIINP	W/O	W/I
AC_OFF_3#	1.525V/99W	1.28V/83W
PWRLIMIT	1.340V/87W	1.2V/78W

PVT Change



GPIO TABLE			
	I/O	Inter pull low	
GPIO5	0	Yes	GPU Voltage H: NVDD=1.1V GPU Voltage L: NVDD=1.0V




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title: DDR2Power(+1_8V_S3_SUS/+0_9VRUN)		
Size: A3	Document Number: MS60-1-01 (MBX-159)	Rev: 1.0
Date: Monday, October 02, 2006		
Sheet 52 of 56		1

NC_10P_50V_E_N	2	1	CLK_CB48
NC_10P_50V_E_N	2	1	CLK_USB48
NC_10P_50V_E_N	2	1	CLK_KBCPCI
NC_10P_50V_E_N	2	1	PCLK_CB
NC_10P_50V_E_N	2	1	CLK_ICHPCI
NC_10P_50V_E_N	2	1	CLK_ICH14
NC_10P_50V_E_N	2	1	PCLK_JIG
NC_10P_50V_E_N	2	1	CLK_ICHPCI
NC_10P_50V_E_N	2	1	CLK_ICH14
NC_10P_50V_E_N	2	1	PCLK_JIG

close to clk gen (For EMI)

Length as short as possible.




Pin Straps			
Pin 53/59/60/64 100K ohm pull-up			
pin53	pin 11/12	0	SRCCLK0
		1	27MHz (v)
pin59	pin 15/16	0	SRCCLK0
		1	SATA (v)
pin60	pin 37/38	0	SRCCLK8 (v)
		1	CPU_2 ITP
pin64	pin 13/14	0	LCDCLK_SS (CA)
		1	SRCCLK1 (NV)

SM bus Address :
1101001 (ICH7)
For clock generator

CLKREQ with internal pull-up resistor
No Stuff Pull-up Resistor
(R69,R40,R41,R70,R1126,R1127)
If EVT ok, del them in DVT


FSB Frequency Table:

FSLB	FSLA	CPU SRC[7:0]	PCI
0	0	100	100 33
0	1	133	100 33
1	0	200	100 33
1	1	166	100 33




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title CLOCK GEN		
Size A3	Document Number MS60-1-01 (MBX-159)	Rev 1.0
Date: Monday, October 02, 2006	Sheet 53	of 56




FOR EMI



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title HOLE		
Size A4	Document Number MS60-1-01 (MBX-159)	Rev 1.0
Date: Monday, October 02, 2006	Sheet 54	of 56

MS60 Power On Sequence Timing

Version : 0.0
Modified date : 2/14/2006




NOTE : (EC KB3910 Min. response time is 1ms)

- T00 : R=47K , C = 0.1uF is ENE recommend value please refer to KB3910B0-AN4A-200
- T01 : 5ms is for ALW VCC supplies must never be active while the ECVCC supply is inactive.(Please refer to Intel 16971 Page 300 of t200 timing)
PS : For KB3910 timing : After ECRST# goes to high ,EC must be check sum and initialized register.For MS01, we measure the T01 Min. 200ms is needed.In MS10 , we will measure this timing again.
- T02 : ALW_PWRGD:H to PM_RSMRST#:H at least 5ms (Please refer to 16971 Page 300 of t205 timing)
- T04 : For MS01 SPEC Min. is 50 ms(Normal SPEC is 20ms)
- T05 : RSMRST# active High to SLP_S5# active High Max. is 110ms(Please reference Intel 16971 Page 301of t232 timing)
- T06(Please reference Intel 16971 Page 301 of t234 timing)
- T07 : For MS01 current SPEC Min. is 25 ms(Please refer Intel 16971Page 301 t208 SPEC is Min 10ms)
- T08 : For MS01 current SPEC Min. is 1 ms(1ms is EC KB3910 at least response time)
- T09 : For MS01 current SPEC
- T10 :Please refer to Intel 16971 Page 300 of t214 timing
- T11 :Please refer to Intel 16971 Page 303 of t216 timing
- T12 : PM_RSMRST# ACTIVE HIGH TO PM_PWRBTN# ACTIVE LOW is 400ms(Normal SPEC is 110ms;Please reference Intel 16971 Page 301of t232 timing)
- T13 : For MS01 current SPEC Min. is 700 ms(Normal SPEC is 1ms that EC can response)
- T14 : For MS01 current SPEC Min. is 5 ms
- DDR2 1.8V from 0V to 2V Max. is 2 ms please refer to Intel 16981 Page 304
- IMVP_OK is same with SB_PWRGD(reserved And Gate with SYS_PWRGD)
- In G7X power sequence :3VRUN-->NVDD,PEX_VDD-->1_8VRUN
- T15 : Please refer to MAX8771 datasheet
- T16: Please refer to MAX8771 datasheet
- T17 : Please refer to Intel CK410(14690) page 53
- T18 : The ICH7 drives PLTRST# active a minimum of 1ms when initiated through the Reset Control register I/O Register CF9h)
- CPUPWRGD is an output signal that presents a logical AND of the ICH7's PWROK and VRMPWRGD signals
- T20 : From ECRST# L->H to IMVP_PWRGD L->H. If EC's 32KHz is not stable, LPC I/F will hang. So the 1sec must be guaranteed.(Requested by Don A, san 05/13)

Remark: (Item1,2,3 add Diode; Item4,5,6 add discharge circuit; Item7 for implement TV)
SPEC please refer to Intel 16981 15.4 GMCH/ICH7M Platform Power -up Requirements)

- V5REF(+5VRUN) -> +3VRUN, dt:0.7mV
- V5REF_SUS(+5VALW) -> +3VALW, dt:0.7mV
- +2.5VRUN -> GMCH_VCC(1.05V), dt:0.7mV
- +1_5VRUN -> +GMCH(1.05V), dt:0.7mV
- +3.3VRUN -> +2_5VRUN, dt:0.3mV
- +3.3VRUN -> +5VRUN (VccLAN), dt:0.3mV
- +3_3VRUN -> +1_5VRUN(TV), dt:0.7mV



T00	T01	T02	T03	T04	T05	T06	T07	T08	T09	T10
within 10ns-2ms	Min. 5 ms	Min. 10 ms	Min. 40ms	Min. 50ms	Max. 110ms	1 - 2 RTCCCLK	Min. 25 ms	1ms	Min. 10ms	Min. 99ms
T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	
Max. 50ns	Min. 400ms	Min 700ms	Min 5ms	typ 60us	Min : 3ms Max : 8ms	Max 1.8ms	Min 1ms	Min : 99ms	Min :1s	

CONFIDENTIAL
RELEASE
發行

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Power Sequence**

Size: Document Number
C: **MS60-1-01 (MBX-159)** Rev: 1.0

Date: Monday, October 02, 2006 Sheet 55 of 56

<1-2006/3/28 remove USB_SVW no need to program for present application.
 <2-2006/3/28 Change PHS from 13K to common parts 10KOhm.
 <3-2006/3/29 Change USB CONN CN16 & CN40 for ID requirement. PIN : FOX_LB11193-C1301-4F
 <4-2006/3/29 change ODD CONN CN21 for ID requirement. PIN : FOXC00N_Q78H058_6472R_4F
 <5-2006/3/29 Change PC359 PC360 to 10uF PIN : 1C-2B70106-M100
 <6-2006/3/29 update new HDD CONN CN24. PIN : 2N-020202-FC00
 <7-2006/3/29 update new DC-IN CONN PCN1. PIN : FOX_G55300-00686-7F
 <8-2006/3/29 update new BTY CONN PCN2. PIN : FOXC00N_BP34683_86012_7F
 <9-2006/3/30 U18,U18,U21,R277,R300,R315 change to NC according to Customer's feedback.
 <10-2006/3/30 R269,R273,R276,R286,R287,R300 change to Populate according to Customer's feedback.
 <11-2006/3/30 New add INV_ENABLE_EC logic due to BIOS Code merge issue.add new component : US3,U54 PIN : 14-744HC12-0800 R762 PIN : 1R-0000103-J200 R763 PIN : 1R-0000000-J200 R764 PIN : 1R-0000104-J200 Delete R176,R177
 <12-2006/3/31 Add C20,C21,C22,C31,C33,C68 for EMI slution. PIN : 1C-2Y20104-Y000
 <13-2006/3/31 Add R5 for Customer feedback. PIN : 1R-0000000-J200
 <14-2006/3/31 Dummy R482,R483 for Customer feedback.
 <15-2006/3/31 Modify MS PWR Circuit for Customer feedback.add new component : US5,U56 PIN : 15-R19T02A-0000 CS21,CS22 PIN : 1C-2Y20104-Y000 R569,R573 PIN : 1R-0000105-J200 C370,C371 PIN : 1C-2Y20225-Y000 CS35,C371 PIN : 1C-2B70106-M100 Deleted Component : Q12,Q13,Q20,Q21,C535,C527,C521,C751,C753,C752,R486,R476,R568,R569
 <16-2006/3/31 CN2 Pin11 change to +3V_S3_SUS for Customer feedback.
 <17-2006/4/3 CN20,CN32,CN33 Pin assignment modified due to Customer's concern.
 <18-2006/4/3 CN31,CN32,CN33,CN34 Connector change. PIN : GB11261_1051_7F
 <19-2006/4/3 L17 & L19 updated according to Customer feedback PIN : 1L-DCS0603-1000
 <20-2006/4/4 Add PWR_MIZER circuit. U50 GPD10 with new signal "NV_PWR_MIZER" new Components added and modified as below : 10K Ohm - R130,R766 - PIN : 1R-0000103-J200 7.5K Ohm - R765,R767,R768,R769,R770 - PIN : 1R-0000752-F200 4.3K Ohm - R128 - PIN : 1R-0000432-F200 2N7002EP7 - Q54,Q55,Q56,Q57,Q58 - PIN : 17-2N7002E-PT00
 <21-2006/4/4 CN10 Pin4.5.6 change to Test pad according to customer's feedback.
 <22-2006/4/4 D6,D7,D8 change to Q59,Q60,Q61 PIN : 17-2N7002E-PT00
 <23-2006/4/4 R64,R67,R65,R75,R99,R94,R97,R109 change to populate. PIN : 1R-0000121-J200
 <24-2006/4/4 new add Q62 for WLAN LED Logic PIN : 17-2N7002E-PT00
 <25-2006/4/4 NC F1 and C859 according to customer's feedback.
 <26-2006/4/4 delete R482,R483 according to customer's feedback.
 <27-2006/4/6 add H3 - H20
 <28-2006/4/8 Update BTY Connector PCN2 for ME requirement. PIN : 2N-0006001-MK00
 <29-2006/4/8 R278,R289,R270 change to 750hm and circuit modified as customer's feedback. PIN : 1R-0000750-F200
 <30-2006/4/6 R543 change to 750hm as customer's feedback. PIN : 1R-0000750-F300
 <31-2006/4/8 R553 change to 750hm as customer's feedback. PIN : 1R-0000750-J200
 <32-2006/4/6 R99,R94,R97,R109,R67,R64,R65,R75 change to NC as customer's feedback and R66,R69,R98,R101 change to 120Ohm. PIN : 1R-0000121-J200
 <33-2006/4/6 CN34 Pin23 change to +5VALV_V as customer's feedback.
 <34-2006/4/6 CN31 Pin1.2 change to +3V_S3_SUS as customer's feedback.
 <35-2006/4/6 add 1A Fuse F4,F5,F9,F11,F15,F17,F18,F19 PIN : 1M-F32V1A0-Y000
 <36-2006/4/6 add 0.5A Fuse F2,F3,F7,F8,F10,F12,F13,F14,F16,F18 PIN : 1M-F32V0A5-F000
 <37-2006/4/6 add C872 according to MS20 lesson learn. PIN : 1C-2B20102-M000
 <38-2006/4/6 CN34 Pin23.24 change to +3VRUN.
 <39-2006/4/6 add C71,C74,C87 for EMI. PIN : 1C-2Y20104-Y000
 <40-2006/4/6 add C89,C188,C199,C208,C213,C214 PIN : 1C-2Y20104-Y000
 <40-2006/4/7 add C215,C216,C217,C218,C219 for EMI solution. PIN : 1C-2Y20104-Y000
 <41-2006/4/7 R118,R119,R351 change to populate as customer's feedback.
 <42-2006/4/7 Y1,C104,C107,C492,C497,C501,R433,R434,R427,R428,R429,R430,R132,R133,R134,R136,R117 change to NC as customer's feedback.
 <43-2006/4/7 R430,R443 change to 0 Ohm as customer's feedback. PIN : 1R-0000000-J200
 <44-2006/4/7 update Net name EN_EXT_DEV_SENSE# as customer's feedback.
 <45-2006/4/10 Modify ODD PWR Circuit for Customer feedback.add new component : PR219 PIN : 17-2N7002E-W000 PR115 PIN : 1R-0000101-J200 PR103,PR114 PIN : 1R-0000104-F100 PC87 PIN : 1C-2B20103-M000 PC38 PIN : 17-S148006-DY100 PC76 PIN : 1C-2B70106-M000
 <46-2006/4/10 Modify VGA PWR Circuit for Customer feedback to reverse L80. PR273 PIN : 1R-0000103-F200 PR773 PIN : 1R-0004992-F200 R520 PIN : 17-2N7002E-PT00 PR774 PIN : 1R-0000102-J200 PC873 PIN : 1C-2Y20105-Y000
 <47-2006/4/10 add H21-H24.
 <48-2006/4/10 Rename Schematic Part reference. new version since 4/11
 <49-2006/4/11 change R68,R133,R100 PIN : 1R-0000151-F200
 <50-2006/4/11 PR111,PR114 change to NC according to PWR team's suggestion in EVT.
 <51-2006/4/11 Modify ODD reset circuit as customer's feedback. Add U37 PIN : 15-MAK8095-0000 Add R516 PIN : 1R-0000104-J200 NC R305
 <52-2006/4/11 Remove C257 for EMI comment.
 <53-2006/4/11 add ODD Reset RC. Add R517 PIN : 1R-0000103-J200 Add C380 PIN : 1C-2Y20104-Y000
 <54-2006/4/14 change R197,R198,R199,R200 to 60.4Ohm PIN : 1R-0000604-F200
 <55-2006/4/14 add R518 for OOhm PIN : 1R-0000000-J200
 <57-2006/4/27 PR111,PR114 change to Populate from NC according to PWR team's suggestion in EVT. PIN : 1R-0000100-J200
 <58-2006/5/24 PWR/SUS LED control signal swap to fit the correct definition.
 <59-2006/5/24 DC_IN connector connection swap to fit the correct definition.
 <60-2006/5/24 WWAN Connector remark with "CA".
 <61-2006/5/24 add more 12pcs 10uF capacitor for CPU usage reseving. PIN : 1C-2B70226-M100
 <62-2006/5/24 R47 change to populate for T/R rotation.
 <63-2006/5/24 L21,L23 change to 1L-DW1.0C-100 from 1L-DCS0603.
 <64-2006/5/24 add new GPD007 VISTA SUPPORT for Audio mute concern as customer's comment.
 <65-2006/6/1 change both USB connector according to ME requirement. PIN : 1N-0004000-FEG0
 <66-2006/6/1 change both INV connector according to ME requirement. PIN : 1N-0000001-M1T0
 <67-2006/6/1 change TP connector according to ME requirement. PIN : 1N-0012001-F0T0
 <68-2006/6/1 change ODE connector according to ME requirement. PIN : 1N-0006000-F0T0
 <69-2006/6/1 change ODE connector according to ME requirement. PIN : 1N-0006000-F0T0
 <70-2006/6/2 Delete GPD08 and GNDing CN3 Pin1 for WWAN removing.
 <71-2006/6/2 Delete H14 & H16 for WWAN removing.
 <72-2006/6/2 Delete R264,R271 for Debug BD LED.
 <73-2006/6/5 Delete_RST_IC circuit and replace with PLT_RST#.
 <74-2006/6/5 Delete all GM VGA related circuit in Page#9102542.
 <75-2006/6/8 change PORT_DET# from EC Pin#1 to Pin176 for Noise decreasing.
 <76-2006/6/9 PC127 change to Populate to improve VGA power feedback.
 <77-2006/6/9 add +3VRUN_ODD for ODD connector also new power plane control for this.
 <78-2006/6/9 add R323 & C185 for VGA improvement.
 <79-2006/6/9 add R238 1K ohm for customer's comment. PIN : 1R-0000102-J200
 <80-2006/6/13 remove RP13 and replace with R519/RS20 for WLAN issue improving. PIN : 1R-0000200-F200
 <81-2006/6/15 reserve R264/R271 for VRAM. PIN : 1R-0000000-J200
 <82-2006/6/15 Change PQ32 for VGA Power modification. PIN : 17-S17114D-WT00
 <83-2006/6/15 Change USB connector footprint to FOX_LB11193_C1301_4F, but actually will populate with BCM Connector that is FOX_LB11193_C1304_4F
 <84-2006/7/18 Change TP connector to reverse L80.
 <85-2006/7/18 add ODD_LED# to pin 37
 <86-2006/7/18 Remove SD signal for Jugal comment.
 <87-2006/7/18 add R521
 <88-2006/7/19 change PD1 from SM15,TC to PEST16V32UT.21516-PE8015V-3200).
 <89-2006/7/19 add one test point in P+ and P-(place on bottom side).
 <90-2006/7/19 add test points in net +ECVCC and +5VALV_LDO.
 <91-2006/7/19 remove P31,P22,P33,P34,P35,P36,P39 .
 <92-2006/7/20 add test points TP173,TP174 in net +3VRUN_ODD and +3VRUN_ODD.
 <93-2006/7/25 add PD37 and PR203 for Power improvement.
 <94-2006/7/27 change PC89 to (1C-2B30224-M000).
 <95-2006/7/27 add C605 for NV_PWR_MIZER.
 <96-2006/8/01 add C606 and C607 to 1C-2N20030-D000.
 <97-2006/8/01 change R263 and R265 to (1R-0000222-J200).
 <98-2006/8/01 add PC6 and PC7 to 1C-2N20030-D000.
 <99-2006/8/01 add D13 to 16-PACDN04-Y200 for ESD protection.
 <100-2006/8/01 add PC186 to 1C-10X0107-M403 for PWR.
 <101-2006/8/01 Change PC186 PIN:1C-10X0107-M403 to 1C-1XX0107-M400 for PWR.
 <102-2006/8/02 Change R189 to 1R-0000102-J200.
 <103-2006/8/03 remove R425.
 <104-2006/8/03 add D14 to 16-CH520S3-0P00.
 <105-2006/8/03 add GP14 to OPEN_JUMP_40X58.
 <106-2006/8/03 Change U5,U10,U11,U22,U28,U38 to 14-74AACT1-G000.
 <107-2006/8/03 Change H2 to 1X-HOLE000-Q282.
 <108-2006/8/03 add H24.
 <109-2006/8/04 add R522 to 1R-0000103-J200 .
 <110-2006/8/04 add Q32 to 17-2N7002E-PT00.
 <111-2006/8/04 Change CN1,CN2,CN5,CN6 to GB11261_1051_7F.
 <112-2006/8/07 add CN1 PCH3 to 3VRUN .
 <113-2006/8/07 add Q33 .
 <114-2006/8/07 Change Battery Conn Vender PIN to BP34067-B0012-7F.
 <115-2006/8/08 Change R433 to 330.
 <116-2006/8/08 add CNS PIN2E to +3V_S3_SUS .
 <117-2006/8/08 add CNS PIN9,20 to 3VRUN .
 <118-2006/8/08 add CNS PIN16,17 to 15VRUN .
 <119-2006/8/08 Change RR8 to 1K.
 <120-2006/8/08 Change PR161 to 100K.
 <121-2006/8/08 Change PR163 to 127K.
 <122-2006/8/08 add F20,F21,F22 to 1M-F06V1A1-F000.
 <123-2006/8/08 del F20
 <124-2006/8/08 add R523.
 <125-2006/8/08 Would R303 NC_DV# Hot Plug Detect" be implemented by not Gtx but EC as usual.
 <126-2006/8/08 Change RR8 to 2K 1K.
 <127-2006/8/01 Change RR15 to 1R-0000200-F200
 <128-2006/8/11 Change RR163 to 1R-0002163-F200.
 <129-2006/9/04 add D15,D16 to 16-SC3500V-4000.
 <130-2006/9/04 add Q34 to 17-PIN62XP-0000
 <131-2006/9/04 add Q35 to 17-PTTC144-EU00
 <132-2006/9/04 add R524 to 1R-0000472-J200
 <133-2006/9/04 add R525 to 1R-0000102-J200.
 <134-2006/9/04 add F23 to 1M-F006A35-F000
 <135-2006/9/04 add U39 to 15-TPS2055-0000.
 <136-2006/9/04 add U40 to 15-MAX4798-0000.
 <137-2006/9/04 add R526,R527 to 1R-0000119-J200.
 <138-2006/9/04 del R521,U34.
 <139-2006/9/04 Change EN12,CN16 to 1N-0004000-FEG0.
 <140-2006/9/04 Change R189 to 1R-0000103-J200.
 <141-2006/9/05 del TP1,TP2,TP3,TP5,TP6,TP7,TP8,TP9
 <142-2006/9/05 del TP10,TP11,TP12,TP13,TP14,TP15,TP16,TP17,TP18,TP19
 <143-2006/9/05 del TP20,TP21,TP22,TP23,TP25,TP26,TP27,TP28,TP29
 <144-2006/9/05 del R527
 <145-2006/9/06 Change PR136 to 1R-0007152-F200.
 <146-2006/9/09 add R527 to 100K
 <147-2006/9/09 add R528 to 10K
 <148-2006/9/11 Change R296,R297 to 1R-000604X-F200
 <149-2006/9/11 Change PC106,PC109,PC113 TO 1C-2B20224-K101
 <150-2006/9/11 Change PC89 to 1C-2B30224-K000.
 <151-2006/9/12 add R529 to 1R-0000000-J200
 <152-2006/9/12 add R530 to 1R-0000102-F200
 <153-2006/9/12 Change CN23 to MH11747-BR25-4F.
 <154-2006/9/20 Change Q5 to PDDTC144EU.
 <155-2006/9/27 Change R294,R295,R298,R315 to 1R-0000151-F200

FOXCONN CONFIDENTIAL

