




TERESA Block Diagram



PCMCIA		ASUS/ALPHA		Title : BLOCK DIAGRAM	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou			
Size	Project Name			Rev	
Custom	TERESA			1.1	
Date: Tuesday, February 06, 2007		Sheet		1	of 57

6 H_A#16..3] 
 6 H_REQ#4..0] 
 6 H_A#31..17] 

 H_D#0..63] 6




Layout Note:
 Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".
 Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".
 Comp[3:0] at least 25 mils away from any other toggling signal.
 27.4 ohm connects with an ~18mil wide trace to comp0.
 54.9 ohm connect with 5mil-wide to comp1

For Celeron M

BCLK	FSB	BSEL2	BSEL1	BSEL0
133MHz	533MHz	L	L	H

(070122)Change CPU Socket into PN=12G011204796

68 ± 5% pull-up to Vcc1_05
 If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.
 If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 Ohm ± 5%



PCMCIA

ASUS ALPHAI Title: **YONAH CPU (1)**

ASUS ALPHAI eK COMPUTER INC. Engineer: **Hornq Chou**


Size	Project Name	Rev
Custom	TERESA	1.1

Date: **Tuesday, February 06, 2007** Sheet **2** of **57**




Celeron M FSB:533MHz			
VCC	1.0V	1.2V	1.3V
ICC	14.7A	16.5A	29Ah

Celeron M FSB:533MHz			
VCCP	0.997V	1.05V	1.102V
ICC	MIN	TYP	MAX
			2.5A


Modify Table for Celeron M



Layout Note:
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of Zo=27.4 Ohm.
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.
These resistors should be placed within 2 inch of the CPU.



(061228)Change into 10uF/10V PN:11C236322636360
C302, C303, C309, C311
C314, C315, C316, C317
C319, C320, C321, C322



PCMCIA

ASUS/ALPHA Title : **Yonah CPU (2)**

ASUSALPHAT&K COMPUTER INC. Engineer: **Hong Chou**

Size	Project Name	Rev
Custom	TERESA	1.1



Date: Tuesday, February 06, 2007 Sheet 3 of 57

Fan Speed Control

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3

+5VS	13,19,20,21,22,28,29,30,34,37,38,50,61
+3VS	5,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,29,30,33,37,40,43,50,52,60,61
+3VA	12,22,29,37,38,40,41,54,59,63



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils

=====GND
10 mils


=====H_THERMDA(10 mils)
10 mils

=====H_THERMDC(10 mils)
10 mils

=====GND
12 mils


-----OTHER SIGNALS

Avoid BPSB,Power




ASUSALPHA		Title : THER-SENSOR,FAN	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 06, 2007	Sheet	4	of 57

Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H



Layout Note:
Place termination close to source IC

- CLK_MCH_BCLK R508 1 2 49.90hm r0402_h16
- CLK_MCH_BCLK# R509 1 2 49.90hm r0402_h16
- CLK_CPU_BCLK R510 1 2 49.90hm r0402_h16
- CLK_CPU_BCLK# R511 1 2 49.90hm r0402_h16
- CLK_PCIE_ICH R512 1 2 49.90hm r0402_h16
- CLK_PCIE_ICH# R515 1 2 49.90hm r0402_h16
- CLK_MCH_3GPLL R516 1 2 49.90hm r0402_h16
- CLK_MCH_3GPLL# R518 1 2 49.90hm r0402_h16
- CLK_LCD_SSCG R519 1 2 49.90hm r0402_h16
- CLK_LCD_SSCG# R521 1 2 49.90hm r0402_h16
- CLK_UMA_96M R522 1 2 49.90hm r0402_h16
- CLK_UMA_96M# R525 1 2 49.90hm r0402_h16
- CLK_PCIE_MINICARD R528 1 2 49.90hm r0402_h16
- CLK_PCIE_MINICARD# R529 1 2 49.90hm r0402_h16
- CLK_PCIE_NEWCARD R566 1 2 49.90hm r0402_h16
- CLK_PCIE_NEWCARD# R567 1 2 49.90hm r0402_h16
- CLK_PCIE_SATA R568 1 2 49.90hm r0402_h16
- CLK_PCIE_SATA# R569 1 2 49.90hm r0402_h16

- PREQ#1**
0=PCIEX 6/0 Not Controlled
1=PCIEX 6/0 Controlled
- PREQ#2**
0=PCIEX 8/1 Not Controlled
1=PCIEX 8/1 Controlled
- PREQ#3**
0=PCIEX 4/2 Not Controlled
1=PCIEX 4/2 Controlled
- PREQ#4**
0=PCIEX 7/5/3 Not Controlled
1=PCIEX 7/5/3 Controlled

(070130)Change C516 from 27PF to 33PF

Delete CLK_FWHPCI

Realtek:Mount R519,Remove R550 R534

SELPCIE0_LCD#:
0-->pin17, pin18=LCDCLK(96MHz) or 27M/27M_SS

SELLCD_27#/PCICLK_F1:
1-->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ_SEL:
1-->pin40, pin41=PREQ1#, PREQ2#

ITP_EN/PCICLK_F0:
1-->CPU_ITP pair

Internal Pull-Up Resistor

Internal Pull-Down Resistor

PCMCIA

ASUS/ALPHA Title: **CLOCK GEN**

ASUSALPHATEK COMPUTER INC. Engineer: **Hong Chou**

Size: Custom Project Name: **TERESA** Rev: 1.1

Date: Tuesday, February 08, 2007 Sheet: 5 of 57

2 H_D#[0..63]

H_A#[31..3] 2

U601A

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	K3	H_D#_13
H_D#14	K4	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB9	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63





H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	F9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	H13	H_A#15
H_A#_16	J15	H_A#16
H_A#_17	F14	H_A#17
H_A#_18	D12	H_A#18
H_A#_19	A11	H_A#19
H_A#_20	C11	H_A#20
H_A#_21	A12	H_A#21
H_A#_22	A13	H_A#22
H_A#_23	E13	H_A#23
H_A#_24	G13	H_A#24
H_A#_25	F12	H_A#25
H_A#_26	B12	H_A#26
H_A#_27	B14	H_A#27
H_A#_28	C12	H_A#28
H_A#_29	A14	H_A#29
H_A#_30	C14	H_A#30
H_A#_31	D14	H_A#31

HOST

H_ADS#	E8	H_ADS#	2
H_ADSTB#0	D9	H_ADSTB#0	2
H_ADSTB#1	C13	H_ADSTB#1	2
H_AVREF	J13	H_VREF	2
H_BNR#	C6	H_BNR#	2
H_BPRI#	F6	H_BPRI#	2
H_BRO#	C7	H_BRO#	2
H_CPURST#	B7	H_CPURST#	2
H_DBSY#	A7	H_DBSY#	2
H_DEFER#	C3	H_DEFER#	2
H_DPWR#	J9	H_DPWR#	2
H_DRDY#	H8	H_DRDY#	2
H_DVREF	K13	H_DVREF	2
H_DIN#_0	J7	H_DIN#0	2
H_DIN#_1	W8	H_DIN#1	2
H_DIN#_2	U3	H_DIN#2	2
H_DIN#_3	AB10	H_DIN#3	2
H_DSTBN#_0	K4	H_DSTBN#0	2
H_DSTBN#_1	T7	H_DSTBN#1	2
H_DSTBN#_2	Y5	H_DSTBN#2	2
H_DSTBN#_3	AC4	H_DSTBN#3	2
H_DSTBP#_0	K3	H_DSTBP#0	2
H_DSTBP#_1	T6	H_DSTBP#1	2
H_DSTBP#_2	AA5	H_DSTBP#2	2
H_DSTBP#_3	AC5	H_DSTBP#3	2
H_HIT#	D3	H_HIT#	2
H_HITM#	D4	H_HITM#	2
H_LOCK#	B3	H_LOCK#	2

+VCCP_AGTL+
 R601 100Ohm 1%
 <500 mil (55 Ohm)
 T/B trace 5.5,
 Space 25

Layout Note:
 0.1uF should be placed 100mils or less from GMCH pin.



5 CLK_MCH_BCLK	AG2	CLK_MCH_BCLK
5 CLK_MCH_BCLK#	AG1	CLK_MCH_BCLK#

CALISTOGA_Q137







PCMCIA

ASUS/ALPHA Title : Calistoga GMCH (1)

ASUSALPHATeK COMPUTER INC. Engineer: **Hornng Chou**

Size	Project Name	Rev
Custom	TERESA	1.1

Date: Tuesday, February 06, 2007 Sheet 6 of 57





PCMCIA

ASUS/ALPHA Title : Calistoga PCI-E (2)

ASUSALPHAT@K COMPUTER INC. Engineer: **Hong Chou**

Size	Project Name	Rev
Custom	TERESA	1.1

Date: Tuesday, February 06, 2007 Sheet 7 of 57





PCMCIA





ASUS/ALPHA Title : Calistoga DDR2 (3)
 ASUSALPHATeK COMPUTER INC. Engineer: *Hong Chou*

Size	Project Name	Rev
Custom	TERESA	1.1


Date: Tuesday, February 06, 2007 Sheet 8 of 57



+VCCP_AGTL+	2,3,5,6
+VCCP_GMCH	10
+1.5VS_PCIE	7
+3VS	4,5,7,11,12,13,14,15,19,20,21,22,25,26,27,28,29,30,33,37,40,43,50,52,60,61
+2.5VS	37,54
+1.5VS	7,10,20,25,26,37,52





POWER




NOTE: 0.1uF CAPS USED IN +1.5VS, +3.3VS
+2.5VS should be placed within 200 mils of edge.

PCMCIA		ASUS/ALPHA		Title : Calistoga Power (4)	
ASUSALPHATok COMPUTER INC.		Engineer: Hong Chou			
Size	Project Name			Rev	
Custom	TERESA			1.1	
Date: Tuesday, February 06, 2007		Sheet	9	of	57







CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)



CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.




CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)



CFG19 : DMI LANE REVERSAL
 LOW = NORMAL
 HIGH = LANES REVERSED

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



CFG11 : Reserved but need to be pull low

(061215)Remove +2.5VS power supply




PCMCIA

ASUS/ALPHA		Title : Calistoga Strapping	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Date: Tuesday, February 08, 2007	Rev 1.1
		Sheet 11 of 57	

LCD Panel Power

3-3.6V
Full Active: 410 mA(Max. 500 mA)
3-3.6V
S0-S1 M: 410 mA(Max. 500 mA)



Remove CMOS Camera(USB4)




LCD Backlight Control

BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight


EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight

**Inverter Board
built in 15.4W
LCD Panel**



LCD LVDS & INVERTER Interface

Delete LVDS channel B
Rearrange pin location(061201)



PCMCIA

ASUS/ALPHA		Title : LVDS & INVERTER	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet	12 of 57

CRT OUT

(061206,EMI)
 Add L1307, L1308, L1309
 (070205) tune performance
 changed to 09G023821009 0.082uH




checklist suggests 47ohm/100MHz

New addition for Teresa

(070201)
 Remove 0om resistor

(070130)
 Change fuse into 1A

Change D-SUB into PN:12G10111015M



Remove Bidirectional Port(061201)


(061225)Modify into +12VS

(0670122)
 Mount 10PF
 (070205) tune performance
 changed to 11G232022004360 22pF

(061225)Modify into +12VS

PCMCIA

ASUS/ALPHA		Title : CRT & TV OUT	
ASUSALPHATeK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Date: Tuesday, February 06, 2007	Rev 1.1
Date: Tuesday, February 06, 2007		Sheet	13 of 57









PCMCIA

ASUSALPHA Title : **DDR2 SO-DIMM**

ASUSALPHATeK COMPUTER INC. Engineer: **Horng Chou**

Size	Project Name	Rev
Custom	TERESA	1.1
Date: Tuesday, February 06, 2007	Sheet 14 of 57	

SMBus Slave Address:A4H






PCMCIA



ASUS/ALPHA Title : **DDR2 SO-DIMM1**

ASUSALPHAtek COMPUTER INC. Engineer: **Hong Chou**



Size	Project Name	Rev
Custom	TERESA	1.1
Date: Tuesday, February 06, 2007	Sheet 15 of 57	



Add Voltage Follower






PCMCIA		ASUS/ALPHA		Title : DDR2 TERM	
		ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size	Project Name	Custom		TERESA	
Date: Tuesday, February 06, 2007	Sheet	16	of	57	Rev 1.1



+1.5VS_PCIE_ICH	+1.5VS_PCIE_ICH	18,20
+VCC_ICH	+VCC_ICH	20
+VCC_RTC	+VCC_RTC	20
+VCCP	+VCCP	2,5,9,20,52
+1.5VS	+1.5VS	7,9,10,20,25,26,37,52
+5VS	+5VS	4,13,19,20,21,22,28,29,30,34,37,38,50,61
+3VS	+3VS	4,5,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,29,30,33,37,40,43,50,52,60,61
+3VA	+3VA	4,12,22,29,37,38,40,41,54,59,63


Delete LPC interface of TPM



DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.

24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor

close to ICH7



Change to 3900PF Remove 0 ohm

Check with EMI: remove 0 ohm => IDE_PDIOR#_ICH, IDE_PDD1_ICH, IDE_PDD2_ICH, IDE_PDD9_ICH, IDE_PDD10_ICH

ACZ_SDOUD	PWR0K rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWR0K rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWR0K rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO4#	PWR0K rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRSLV#		should not be pulled high	PD
GPIO25	RSMRST# rising	should not be pulled low	PU
INTVPMEN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need PU
REQ[4:1]#	PWR0K rising		
SATALED#		should not be pulled low	Conditional PU
SPRR	PWR0K rising	high: "No reboot" mode	PD
TP3	PWR0K rising	should not be pulled low unless using XOR Chain testing	PU

PCMCIA

ASUS/ALPHA Title : ICH7-M (1/4)


ASUSALPHATeK COMPUTER INC. Engineer: **Hong Chou**

Size Custom Project Name **TERESA** Rev 1.1

Date: Tuesday, February 06, 2007 Sheet 17 of 57





PCI Device

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A




	GNT#5	GNT#4
LPC	1	1
PCI	1	0
SPI	0	1

(default)



USB Devices

Port 0	CON3602
Port 1	Unused
Port 2	CON3601
Port 3	CON3601
Port 4	Unused
Port 5	Unused
Port 6	NewCard
Port 7	Unused





PCMCIA

Title : ICH7-M (2/4)

ASUSALPHATeK COMPUTER INC. **Engineer: Horng Chou**

Size	Project Name	Rev
Custom	TERESA	1.1

Date: Tuesday, February 06, 2007 Sheet 18 of 57



ASUS/ALPHA Title : ICH7-M (3/4)
 ASUSALPHAT@K COMPUTER INC. Engineer: **Hong Chou**

Size	Project Name	Rev
Custom	TERESA	1.1

Date: Tuesday, February 06, 2007 Sheet 19 of 57

Layout Note:
Place above Caps within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top near pin D28, T28 & AD28

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top

If ICH7 embedded Lan controller was used, these pins should connect to +3VSUS for S3-S5 wake up.

Layout Note:
Place within 100 mils of ICH7-M on the Bottom side or 140 mils on the Top near pin

Layout Note:
Distribute in PCI section

(1204)Change battery into rechargeable type (PN:07G016021220)
PANASONIC ML1220-F1BE 07G016021220
MAXELL ML1220T10 07G016031220

U1701E		P28	
A4	Vss1	Vss98	R1
A23	Vss2	Vss99	R11
B1	Vss3	Vss100	R12
B8	Vss4	Vss101	R13
B11	Vss5	Vss102	R14
B14	Vss6	Vss103	R15
B17	Vss7	Vss104	R16
B20	Vss8	Vss105	R17
B28	Vss9	Vss106	R18
C2	Vss10	Vss107	T6
C6	Vss11	Vss108	T6
C27	Vss12	Vss109	T6
D10	Vss13	Vss110	T14
D13	Vss14	Vss111	T15
D18	Vss15	Vss112	T16
D21	Vss16	Vss113	T17
D24	Vss17	Vss114	U4
E1	Vss18	Vss115	U12
E2	Vss19	Vss116	U13
E3	Vss20	Vss117	U14
E4	Vss21	Vss118	U14
E8	Vss22	Vss119	U15
E16	Vss23	Vss120	U16
F3	Vss24	Vss121	U17
F4	Vss25	Vss122	U17
F5	Vss26	Vss123	U25
F17	Vss27	Vss124	V2
F28	Vss28	Vss125	V13
G1	Vss29	Vss126	V13
G2	Vss30	Vss127	V15
G3	Vss31	Vss128	V24
G6	Vss32	Vss129	V28
G9	Vss33	Vss130	W6
G14	Vss34	Vss131	W24
G21	Vss35	Vss132	W25
G24	Vss36	Vss133	W26
G25	Vss37	Vss134	Y3
G26	Vss38	Vss135	Y2
H3	Vss39	Vss136	Y28
H4	Vss40	Vss137	Y28
H5	Vss41	Vss138	AA1
H24	Vss42	Vss139	AA24
H27	Vss43	Vss140	AA25
H28	Vss44	Vss141	AA26
J1	Vss45	Vss142	AB4
J2	Vss46	Vss143	AB6
J5	Vss47	Vss144	AB11
J24	Vss48	Vss145	AB14
J25	Vss49	Vss146	AB16
J26	Vss50	Vss147	AB19
K24	Vss51	Vss148	AB21
K27	Vss52	Vss149	AB24
K28	Vss53	Vss150	AB27
L13	Vss54	Vss151	AB28
L15	Vss55	Vss152	AC2
L24	Vss56	Vss153	AC3
L25	Vss57	Vss154	AC11
L26	Vss58	Vss155	AC5
M3	Vss59	Vss156	AD1
M4	Vss60	Vss157	AD3
M5	Vss61	Vss158	AD4
M12	Vss62	Vss159	AD8
M13	Vss63	Vss160	AD7
M14	Vss64	Vss161	AD11
M15	Vss65	Vss162	AD19
M16	Vss66	Vss163	AD23
M17	Vss67	Vss164	AE2
M24	Vss68	Vss165	AE2
M27	Vss69	Vss166	AE8
M28	Vss70	Vss167	AE8
N1	Vss71	Vss168	AE11
N2	Vss72	Vss169	AE13
N5	Vss73	Vss170	AE18
N6	Vss74	Vss171	AE21
N7	Vss75	Vss172	AE24
N11	Vss76	Vss173	AE25
N12	Vss77	Vss174	AF2
N13	Vss78	Vss175	AF2
N14	Vss79	Vss176	AF3
N15	Vss80	Vss177	AF3
N16	Vss81	Vss178	AF11
N17	Vss82	Vss179	AF27
N18	Vss83	Vss180	AF28
N24	Vss84	Vss181	AG1
N25	Vss85	Vss182	AG3
N26	Vss86	Vss183	AG7
P4	Vss87	Vss184	AG11
P9	Vss88	Vss185	AG14
P11	Vss89	Vss186	AG17
P12	Vss90	Vss187	AG20
P13	Vss91	Vss188	AG25
P14	Vss92	Vss189	AH1
P15	Vss93	Vss190	AH2
P16	Vss94	Vss191	AH2
P17	Vss95	Vss192	AH12
P24	Vss96	Vss193	AH23
P27	Vss97	Vss194	AH27


PCMCIA

ASUS/ALPHA Title : ICH7-M (4/4)


ASUSALPHAteK COMPUTER INC. Engineer: **Horng Chou**

Size	Project Name	Rev
Custom	TERESA	1.1

Date: Tuesday, February 06, 2007 Sheet 20 of 57




PCMCIA		ASUS/ALPHA		Title: AD1986AJCPZ	
ASUSALPHATEK COMPUTER INC.		Engineer: Homg Chou			
Size	Project Name	TERESA		Rev	1.1
Custom					
Date: Tuesday, February 08, 2007	Sheet	21	of	57	




PCMCIA		Title : AUDIO AMP	
ASUSALPHATEK COMPUTER INC.		Engineer: Homg Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date:	Tuesday, February 06, 2007	Sheet	22 of 57

Remove Internal MIC pre-Amplifier




MICROPHONE IN




(070110)modify MIC_DET# circuit

PCMCIA		
ASUS/ALPHA		Title : MIC JACK
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou
Size Custom	Project Name TERESA	Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 23 of 57



ISA ROM



(070205)05G001014110
2nd: 05G001027221


PCMCIA

ASUS/ALPHA		Title : ISA ROM	
ASUSALPHATeK COMPUTER INC.		Engineer: <i>Hong Chou</i>	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet	24 of 57

NewCard Header

(061227)Change
Schematic Part->EXPRESS_CARD_26P_6HOLD_SA
PCB Footprint->snb_exp_card_26p_6hd_sa_lf2
PN=12G161300269


!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



(061214)NewCard Ejector was combined into Header




(070201)Add CON2502 in other to colayout with CON2501




PCMCIA

ASUS/ALPHA		Title : NEWCARD	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 08, 2007	Sheet	25	of 57

MINI CARD CONNECTOR



Instead of Mini-PCIE latch connector. For cost down.




(070201) Change MINI Card NUT into PN:13G021056061TB

WLAN SPEC:

		WLL3140	WLL4080
Transmit Mode Current	11.a		550mA
	11.b	525mA	560mA
	11.g	560mA	550mA
	11.n		
Receive Mode Current	11.a		280mA
	11.b	430mA	270mA
	11.g	460mA	280mA
	11.n		
Sleep Mode Current		220mA	20mA
Supplied Voltage(VCC)	MIN	3.0V	3.0V
	TYP	3.3V	3.3V
	MAX	3.6V	3.6V

Debug Card CON

(061206) Change Debug CON into PN:12G18340120E



PCMCIA

ASUS/ALPHA		Title : MINI PCIEX/DEBUG CON	
ASUSALPHATAK COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name		Rev
Custom	TERESA		1.1
Date: Tuesday, February 06, 2007		Sheet	26 of 57


For Bluetooth

For Side SW

Delete Bluetooth CON




WLAN ON/OFF Control




(070202)Modify WLAN on/off circuit

Delete BT ON/OFF Control




Delete FR Switch



PCMCIA


ASUS/ALPHA		Title : WLAN CONTROL	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 08, 2007		Sheet 27 of 57	

(061208)Change SATA CON into PN:12G15101022A




SATA HDD



Change AND gate into 5V Vcc




Modify



CD-ROM




Delete Pin1:CD_L_A Pin2:CD_R_A Pin3:CD_GND_A (061208)Change ODD CON into PN:12G161220509




PCMCIA


ASUS/ALPHA		Title : PATA-SATA & ODD	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 08, 2007		Sheet 28 of 57	




TYPE	JP	UK	US
KID0	H	H	L
KID1	L	H	L



Follow Z94 Keyboard



Change threshold = 2.9V
tD = 0.69*10^-6*CD ps = 6.9 ns







Layout Note: Close to Switch

PCMCIA		ASUSALPHA		Title : EC I78511TE	
ASUSALPHAteK COMPUTER INC.		Project Name		Engineer: Horng Chou	
Size	Custom	TERESA		Rev 1.1	
Date: Tuesday, February 06, 2007 Sheet 29 of 57					


EC Hardware Strap

Strap value sampled after VSTBY power up reset




EC ADC


Battery




Adaptor




LED Board Interface



Touchpad Board Interface




HDD LED




(061201)Modify Charge & Power circuit


CHARGE LED



POWER LED



WLAN LED




PCMCIA

ASUS/ALPHA		Title : EC IT851/LED&TP CON.	
ASUS/ALPHA/TEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 08, 2007	Sheet 30	of 57	


MEDIA CARD SLOT

(070124)Add Media Card CON for colayout

(070130)Add RN3301, RN3302, RN3303



Solve-MS Duo Adaptor short problem / XD short problem




Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU

(061208)Change CON3301 into PN:12G340003601
(061225)Change schematic part & PCB Footprint


MEDIA CARD SLOT

(070130)Add RN3303, RN3304, RN3305





	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low


Change circuit from AAT4610A to SI2301



Modify Card Detection Circuit (1/2)



(161219)Change reference into R3308&LED3301










(070129)add two Varistors



PCMCIA
ASUS/ALPHA Title : MEDIA CARD SLOT
 ASUSALPHAT&K COMPUTER INC. Engineer: **Hornng Chou**
 Size Project Name
 Custom TERESA
 Date: Tuesday, February 06, 2007 Sheet 33 of 57
 Rev 1.1






Support Wake On LAN
 =>Adapter In mode: S3, S4 and S5
 Battery mode: S3




PCMCIA		ASUS/ALPHA		Title : LAN_RTL8100CL	
ASUSALPHA@K COMPUTER INC.		Engineer: Hong Chou			
Size	Project Name	TERESA		Rev	1.1
Custom				Date:	Tuesday, February 06, 2007
				Sheet	34 of 57

LAN PORT

TRANSFORMER 10/100MB




RJ11&RJ45



MDC CONNECTOR


Support Wake On Ring on S3 and S4 state.

Change power from +3V to +3VSUS




B:MDC NUT

(061219)Change MDC NUT into PN:13G021054000




(061214)Change MDC CON into PN:12G16020012D


PCMCIA		ASUSALPHA		Title : RJ45/RJ11/MDC	
ASUSALPHATeK COMPUTER INC.		Engineer:		Horng Chou	
Size	Project Name	TERESA		Rev	1.1
Custom				Date:	Tuesday, February 06, 2007
			Sheet	35	of 57



Delete N-MOSFET PMN45EN




Add USB Switch



PCMCMIA

ASUS/ALPHA		Title : USB CONN x3	
ASUSALPHATEK COMPUTER INC.		Engineer: Hong Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 08, 2007	Sheet	38	of 57




PCMCIA

ASUS/ALPHA		Title : Discharge Circuit	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 37 of 57	

Main Board SW & LED

Delete RF/Touchpad and Power4 Gear SWITCH

Power LED move to daughter board




Delete RF LED and Power4 Gear LED


NUMBER LOCK LED

CAPS LOCK LED

SCROLL LOCK LED






Reset Switch



PCMCIA


ASUS/ALPHA		Title : SW/LED	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet	38 of 57




PCMCIA

ASUS/ALPHA		Title : POWER-ON SEQ.	
ASUSALPHAtEK COMPUTER INC.		Engineer: <i>Horng Chou</i>	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet 40 of 57	

DC Power Jack



Without Battery & Pull out Adapter



(070117)Change CON4101 into PN:12G171020040 (070118) pin definition reversed

(061206,EMI)Add 0ohm resistor

(070130)Add JP4102 and F4102 F4102 must change into 10A(PN=07G012101100I) (070205)changed to 07G012101100TB

(070129,EMI)add three Varistors

(061226)Change Battery connector into PN:12G200010912

(061225)Modity pin definition

(061219)Connect to EC and pull-up to +3VA

(070129,EMI)change 0ohm resistor into 120ohm bead



(070205,EMI)Changed to 100pF

(070129,EMI)add Varistor


(061225)Add R4105 and C4109

PCMCIA		ASUS/ALPHA		Title : DC/ BATT IN	
ASUSALPHATEK COMPUTER INC.		Engineer: Horng Chou			
Size	Project Name	TERESA		Rev	1.1
Custom				Date:	Tuesday, February 06, 2007
			Sheet	41	of 57

PCMCIA SOCKET




- 1 T4402 CNT#/REG#
- 1 T4403 CSERR#/WAIT#
- 1 T4404 CREQ#/NPACK#
- 1 T4405 AUDIO/SPKR_IN#/BVD2
- 1 T4406 CSTOP#/A20
- 1 T4407 CDEVSEL#/A21
- 1 T4408 CTRDY#/A22
- 1 T4409 CIRDY#/A15
- 1 T4401 CSTSCHG/STSCHG#/BVD1
- 1 T4410 CBLOCK#/A19
- 1 T4411 CPERR#/A14
- 1 T4412 CCLKRUN#/IOS16#



A:CPU BKT

PN:s01756



B:MDC NUT


MDC NUT put on page35
(H3501, H3502)

F:MINI CARD NUT

MINI CARD NUT put on
page26(H2601, H2602)


C:TOP TO BTM

PN:s01912




D:FIX MB

PN:s01769




E:TOP TO BTM

PN:s01911




G:FIX MB

PN:s01783




H:SYS BOSS

PN:s01914




I:MB TO IO BKT

PN:s01913




J:SYS BOSS

PN:s01915




K:MB TO IO BKT

PN:s01705




L:TOP TO BTM

PN:s01916




M:SYS BOSS

PN:s01917




N:TOP TO BTM

PN:s01851




O:ALIGNMENT HOLE

PN:temp_5262_gh15




T:NB SINK NUT

PN:13GNJ510M170-1



P:ALIGNMENT HOLE

PN:s01724




EMI NUT
for LVDS cable
PN:13G021029050




U:TOP TO BTM

PN:s01854




V:TOP TO BTM

PN:s01857




W:TOP TO BTM

PN:s01918



EMI SPRING

PN:13G021034050



PCMCIA

ASUS/ALPHA		Title : SCREW HOLE	
ASUSALPHATEK COMPUTER INC.		Engineer: <i>Horng Chou</i>	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007	Sheet 45 of 57		

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON_EC	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/	O	55	GPH2	IMVPOK#	I
37	PWM3/GPA3	BAT_LOW_BEEP(Reserved)	O	69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#	O	76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GP10	ICH_PWROK_EC	O
154	TXD/GPB1	CAP_LED	O	149	GP11	WATCHDOG#	O
162	GPB2	SCRL_LED	O	152	GP2	/	O
163	SMCLK0/GPB3	SMCLK_BAT	IO	155	GP3	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	IO	156	GP4	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP5	BAT_LL#	O
6	KBRST#/GPB6	RCIN#	O	174	GP6	BAT_LEARN	O
165	GPB7	THRO_CPU	O	109	GP7	/	O
47	CLKOUT/GPC0	/	O	99	DAC0/GPJ0	CHG_FULL_LED#_EC	O
169	SMCLK1/GPC1	SMB1_CLK	IO	100	DAC1/GPJ1	/	O
170	SMDAT1/GPC2	SMB1_DAT	IO	101	DAC2/GPJ2	INVTER_DA	O
171	GPC3	/	I	102	DAC3/GPJ3	BATSEL_2P#	O
172	TMR10/WU2/GPC4	ACIN_OC#	I	97	GPJ4	/	O
175	GPC5	OP_SD#	O	98	GPJ5	/	O
176	TMR11/WU3/GPC6	BAT_IN_OC#	I	/	/	/	O
1	CK32KOUT/GPC7	/	O	/	/	/	O
26	RH#/WU0/GPD0	PM_SUSB#	I	81	ADC0/GPK0	BAT0_AD	I
29	RZ#/WU1/GPD1	PM_SUSC#	I	82	ADC1/GPK1	/	O
30	LPCRST#/WU0/GPD2	PLT_RST#	I	83	ADC2/GPK2	AC_AD	I
31	ECSC#/GPD3	ECSC#	O	84	ADC3/GPK3	/	O
41	GPD4	/	O	93	ADC8/GPK4	KB_ID0	I
42	GINT/GPD5	/	O	94	ADC9/GPK5	KB_ID0	I
62	TACH0/GPD6	FAN0_TACH	I	/	/	/	O
63	TACH1/GPD7	/	O	/	/	/	O
87	ADC4/GPE0	WLAN_SW#_EC(Reserved)	I	8	GPL0	/	O
88	ADC5/GPE1	/	I	11	GPL1	/	O
89	ADC6/GPE2	/	I	12	GPL2	/	O
90	ADC7/GPE3	/	I	20	GPL3	/	I
2	PWRSW/GPE4	PWRSW#_EC	I	21	GPL4	/	O
44	WU5/GPE5	/	I	106	GPL5	/	O
24	LPCPD#/WU6/GPE6	LID_EC#	I	107	GPL6	/	O
25	CLKRUN#/WU7/GPE7	/	O	108	GPL7	/	O
110	PS2CLK0/GPF0	/	O	22	ECSM#/GPM0	EXTSM#	O
111	PS2DAT0/GPF1	/	O	23	PWUREQ#/GPM1	/	O
114	PS2CLK1/GPF2	/	IO	85	KSO16/GPM2	/	O
115	PS2DAT1/GPF3	/	IO	86	KSO17/GPM3	ID_EC (Reserved)	I
116	PS2CLK2/GPF4	TPAD_CLK	/	91	CTX/GPM4	/	O
117	PS2DAT2/GPF5	TPAD_DAT	/	92	CRX/GPM5	/	O
118	PS2CLK3/GPF6	/	/	/	/	/	O
119	PS2DAT3/GPF7	/	I	/	/	/	O
113	FA16/GPG0	FA16	/	/	/	/	O
112	FA17/GPG1	FA17	/	/	/	/	O
104	FA18/GPG2	FA18	/	/	/	/	O
103	FA19/GPG3	/	/	/	/	/	O
3	FA20/GPG4	THRM_CPU#	I	/	/	/	O
4	FA21/GPG5	/	/	/	/	/	O
27	LPC80HL/GPG6	PMTHERM#	O	/	/	/	O
28	LPC80LL/GPG7	AC_APR_UC#	I	/	/	/	O

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INTH#	I
AC21	GPIO06	/	IO
AC18	GPIO07	PM_THERM#_GPIO (Reserved)	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_SW#_ICH	I
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	NEWCARD_DET#	I
R4	GPIO14	BAT_LL#_ICH (Reserved)	I
E22	GPIO15	WLAN_LED#	O
AC22	GPIO16	PM_DPRSPLV#	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STPCPU#	STP_PC#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STPCPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	REQ4#/GPIO22	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	/	O
R3	GPIO24	/	O
D20	GPIO25	CB_SD#	O
A21	GPIO26	/	O
B21	GPIO27	BTO_DEV0	I
E23	GPIO28	NEWCARD_OFF#	O
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	IO
AC19	GPIO33/AZ_DOCK_EN#	BTO_DEV1	I
U2	GPIO34/AZ_DOCK_RST#	BTO_DEV2	I
AD21	GPIO35	/	O
AH19	GPIO36/SATA2GP	/	I
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

Indigo: the same as T12F
Pink: different from T12F





PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus
MINI_CARD	PE(T/R)(p/n)2
NEWCARD	PE(T/R)(p/n)3


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

PCMCIA

ASUS/ALPHA		Title : GPIO Setting	
ASUS/ALPHA COMPUTER INC.		Engineer: Hong Chou	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 06, 2007	Sheet	48	of 57




PCMCIA		ASUS/ALPHA		Title : POWER_SYSTEM	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu			
Size	Project Name	TERESA		Rev	1.1
Custom				Date:	Tuesday, February 08, 2007
				Sheet	51 of 57




PCMCIA

ASUS/ALPHA		Title : POWER_IO_1.5VS & 1.05VS	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu	
Size	Project Name	Rev	
Custom	TERESA	1.1	
Date: Tuesday, February 08, 2007	Sheet	52	of 57


+3VAO



+2.5VS




+RTC_PWR



PCMCIA		ASUS/ALPHA		Title : POWER_IO_+3VA & +2.5V	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu			
Size	Project Name	Rev			
Custom	TERESA	1.1			
Date: Tuesday, February 08, 2007	Sheet	54	of 57		


POWER PATH & BAT_LEARN




- AC_IN Threshold $2.048V_{max} \cdot A/D_DOCK_IN$
 $\Rightarrow 17.44V$ active
 Adapter $f_{in(max)} = [0.075V / R_{sense(ADin)}] \cdot [V_{CLS} / V_{REF}]$
 $R_{sense(ADin)} = 0.025 \Omega$
 $V_{CLS} = 3.683V$
 $\Rightarrow f_{in(max)} = 3.27A$
 \Rightarrow Constant Power = $19 \cdot 3.27 = 62.13W$
 $\Rightarrow R_{5708} = 10K, R_{5714} = 68.1K$
- Charge Current $I_{chg} = [0.075V / R_{sense(CHG)}] \cdot [VICTL / 3.6V]$
 $R_{sense(CHG)} = 0.025 \Omega$
 $VICTL = 1.805V \Rightarrow I_{chg} = 1.5A$
- $V_{batt} = Cell \cdot [V_{ref} \cdot (V_{CTL} - 1.8V) / 9.52]$
 $V_{CTL} = 1.584V$
 $\Rightarrow V_{batt} = 4.2V$ (4.20186V)
- Mode pin : $V_{mode} > 2.6V$ (tie to LDO pin) \rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > V_{mode}$ (tie to GND) \rightarrow Learning mode
- $VICTL < 0.8V$ or $DCIN < 7V$ \rightarrow Charger Disable
- Precharge current = 150mA

PCMCIA		ASUS/ALPH		Title : POWER_CHARGER	
ASUS/ALPHATEK COMPUTER INC.		Engineer: Amos Yu			
Size	Project Name	TERESA		Rev	1.1
Custom				Date	Tuesday, February 06, 2007
				Sheet	57 of 57


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF



PCMCIA

ASUSALPHA		Title : POWER_DETECT	
ASUSALPHATeK COMPUTER INC.		Engineer: Amos Yu	
Size Custom	Project Name TERESA		Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 59 of 57	

POWER GOOD DETECTOR





- TPC28T PT6003 1 VRM_PWRGD
- TPC28T PT6004 1 DDR_PWRGD
- TPC28T PT6005 1 3V_5V_PWRGD
- TPC28T PT6006 1 1.05V_1.5V_PWRGD


PCMCIA

ASUS/ALPHA		Title : POWER_PROTECT	
ASUSALPHATEK COMPUTER INC.		Engineer: <i>Amos Yu</i>	
Size Custom	Project Name TERESA	Date: Tuesday, February 06, 2007	Rev 1.1
Date: Tuesday, February 06, 2007		Sheet 60 of 57	

SUSC#_PWR POWER




SUSB#_PWR POWER



PCMClA


ASUS/ALPHA		Title : POWER_LOAD SWITCH	
ASUSALPHATeK COMPUTER INC.		Engineer: Amos Yu	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 06, 2007		Sheet	61 of 57



PCMCIA		ASUS/ALPHA		Title : POWER_FLOWCHART	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu			
Size	Project Name	Rev			
Custom	TERESA	1.1			
Date: Tuesday, February 08, 2007	Sheet	62	of 57		






FOR POWER TEST



PCMCIA


ASUS/ALPHA		Title : POWER_SIGNAL	
ASUSALPHATEK COMPUTER INC.		Engineer: Amos Yu	
Size Custom	Project Name TERESA	Rev 1.1	
Date: Tuesday, February 08, 2007		Sheet 63 of 57	

LEFT & RIGHT Button remove to TP BOARD




CON to T/P remove to TP BOARD

IR receive module removed



DETAIL: Q



DETAIL: S

PCMCIA		ASUSALPHA		Title : LED Board	
ASUSALPHATEK COMPUTER INC.		Engineer: Potter Huang			
Size	Project Name			Rev	
Custom	TERESA			1.1	
Date: Tuesday, February 06, 2007	Sheet	70	of	57	

